Building CFETs With Monolithic And Sequential 3D

By Katherine Derbyshire - 22 Feb, 2024 - Comments: 0

Successive versions of vertical transistors are emerging as the likely successor to finFETs, combining lower leakage with significant area reduction. A stacked nanosheet transistor, introduced at N3, uses multiple channel layers to maintain the overall channel length and necessary drive current while continuing to reduce the standard cell footprint. The follow-on technology, the CFET, pushes... » read more

Chip Industry Week In Review

By The SE Staff - 16 Feb, 2024 - Comments: 0

By Susan Rambo, Karen Heyman, and Liz Allan. Renesas plans to acquire Altium, maker of PCB design software, for $5.9 billion. In a conference call, Renesas CEO Hidetoshi Shibata cited Altium's PCB design software and digital twin virtual modeling as key components of its future strategy. "I believe it will generate transformational value for our combined customers and our stakeholders," Shib... » read more

SRAM Scaling Issues, And What Comes Next

By Karen Heyman - 15 Feb, 2024 - Comments: 0

The inability of SRAM to scale has challenged power and performance goals forcing the design ecosystem to come up with strategies that range from hardware innovations to re-thinking design layouts. At the same time, despite the age of its initial design and its current scaling limitations, SRAM has become the workhorse memory for AI. SRAM, and its slightly younger cousin DRAM, have always co... » read more

Chip Industry Technical Paper Roundup: Feb. 13

By Liz Allan - 13 Feb, 2024 - Comments: 0

New technical papers added to Semiconductor Engineering’s library this week. [table id=197 /] More ReadingTechnical Paper Library home » read more

Chip Industry Week In Review

By The SE Staff - 09 Feb, 2024 - Comments: 0

By Jesse Allen, Linda Christensen, and Liz Allan. The Biden administration plans to invest more than $5B for semiconductor R&D and workforce support, including in the National Semiconductor Technology Center (NSTC), as part of the rollout of the CHIPS Act. Today's announcement included at least hundreds of millions for the NSTC workforce efforts, including creating a Workforce Cente... » read more

Evaluation of Cache Replacement Policies Using Various Typical Simulation Approaches

By Technical Paper Link - 06 Feb, 2024 - Comments: 0

A technical paper titled “Improving the Representativeness of Simulation Intervals for the Cache Memory System” was published by researchers at Complutense University of Madrid, imec, and KU Leuven. Abstract: "Accurate simulation techniques are indispensable to efficiently propose new memory or architectural organizations. As implementing new hardware concepts in real systems is often not... » read more

Many More Hurdles In Heterogeneous Integration

By Laura Peters - 18 Jan, 2024 - Comments: 0

Advanced packaging options continue to stack up in the pursuit of “More than Moore” and higher levels of integration. It has become a place where many high-density interconnects converge, and where many new and familiar problems need to be addressed. The industry’s first foray into fine-pitch multi-die packaging utilized silicon interposers with through-silicon vias (TSVs) to deliver s... » read more

Money Pours Into New Fabs And Facilities

By Liz Allan - 03 Jan, 2024 - Comments: 0

Fabs, packaging, test and assembly, and R&D all drew major funding in 2023. Companies poured money into offshore locations, such as India and Malaysia, to access a larger workforce and lower costs, while also partnering with governments to secure domestic supply chains amid ongoing geopolitical turmoil. Looking ahead, artificial intelligence (AI), quantum computing, and data applications... » read more

Research Bits: Jan. 2

By Jesse Allen - 02 Jan, 2024 - Comments: 0

Synaptic transistor Researchers from Northwestern University, Boston College, and MIT developed a synaptic transistor that simultaneously processes and stores information similar to the human brain. The team said the transistor goes beyond simple machine learning tasks to categorize data and is capable of performing associative learning. The new device is stable at room temperatures. It als... » read more

A New Approach For Sensor Design

By Karen Heyman - 28 Dec, 2023 - Comments: 0

Pawel Malinowski, program manager at imec, sat down with Semiconductor Engineering to discuss what's changing in sensor technology and why. What follows are excerpts of that discussion. SE: What's next for sensor technology? Malinowski: We are trying to find a new way of making image sensors because we want to get out of the limitations of silicon photodiodes. Silicon is a perfect materi... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

tag: imec

Building CFETs With Monolithic And Sequential 3D

Chip Industry Week In Review

SRAM Scaling Issues, And What Comes Next

Chip Industry Technical Paper Roundup: Feb. 13

Chip Industry Week In Review

Evaluation of Cache Replacement Policies Using Various Typical Simulation Approaches

Many More Hurdles In Heterogeneous Integration

Money Pours Into New Fabs And Facilities

Research Bits: Jan. 2

A New Approach For Sensor Design

Trending Articles

NAND Flash Targets 1,000 Layers

Testing For Thermal Issues Becomes More Difficult

Auto Chip Aging Accelerates In Hot Climates

Is In-Memory Compute Still Alive?

Baby Steps Toward 3D DRAM

Knowledge Centers
Entities, people and technologies explored