By Ann Steffora Mutschler
To reflect the impact on transistors of smaller process nodes and the electrical effects that occur as a result, a shift is underway where the electrical analysis and verification that used to be done when the layout was complete is moving earlier in the design process.
The analysis includes parasitic extraction of interconnect and device parasitics, electromigrati...
» read more
