Week In Review: Design, Low Power

By Jesse Allen - 24 Sep, 2021 - Comments: 0

U.S. government officials met with semiconductor industry companies and automakers to request supply chain information it hopes could address the current semiconductor shortage, Reuters reports. Secretary of Commerce Gina Raimondo hopes the information will enable them and industry to "get more granular into the bottlenecks and then ultimately predict challenges before they happen," but also wa... » read more

Week In Review: Design, Low Power

By Jesse Allen - 10 Sep, 2021 - Comments: 0

Tools & IP Cadence and Samsung Foundry are offering Mixed-Signal OpenAccess-ready process design kit (PDK) technology files that support a range of Samsung process technologies from 28FDS to GAA base 3nm. Enabling access to mixed-signal designs in a common OpenAccess database, the co-design methodology promotes shared responsibilities and collaboration between the analog and digital teams ... » read more

Power, Performance — Avionics Designers Want It All

By Heidi Elliott - 10 Jun, 2021 - Comments: 0

Not long ago, the prevailing philosophy among chip designers for aviation systems could be summed up as, “I feel the need — the need for speed.” Today, aviation’s top guns have pulled back on the throttle a bit. There’s a more nuanced discussion balancing the need for performance versus power, with other factors coming into consideration such as safety, security certifications and ove... » read more

HDL Simulation Acceleration Solution For Microchip FPGA Designs

By Aldec - 23 Nov, 2020 - Comments: 0

Mission-critical FPGA designs for space and radar applications continue to increase in complexity, such that they require a comprehensive and robust verification environment. There are hardware-in-the-loop solutions in the market that utilize FPGA boards, but when it comes to establishing functional coverage and debugging the custom logic, users would typically need to go back to HDL simulation... » read more

Does HW Vs. SW Choice Affect Quality And Reliability?

By Bryon Moyer - 10 Nov, 2020 - Comments: 0

Electronic systems comprise both hardware and software. Which functions are implemented with hardware and which with software are decisions made based upon a wide variety of considerations, including concerns about quality and reliability. Hardware may intrinsically provide for higher device quality, but it is also the source of reliability concerns. This is in contrast with popular views of... » read more

Week In Review: Design, Low Power

By Jesse Allen - 23 Oct, 2020 - Comments: 0

M&A Microchip Technology acquired LegUp Computing, a provider of a high-level synthesis compiler that automatically generates high-performance FPGA hardware from software. The LegUp HLS tool will be used alongside Microchip’s VectorBlox Accelerator Software Design kit and VectorBlox Neural Networking IP generator to provide a complete front-end solution stack for C/C++ algorithm develope... » read more

Week In Review: Design, Low Power

By Jesse Allen - 18 Sep, 2020 - Comments: 0

Nvidia will acquire Arm from SoftBank in a $40 billion deal. Nvidia says that Arm will continue to operate its open-licensing model while maintaining global customer neutrality. SoftBank acquired Arm in 2016 for $32 billion; it also holds an ownership stake in Nvidia that is expected to remain under 10%. The deal does not include Arm's IoT Services Group. The acquisition will need to pass regul... » read more

Analog: Avoid Or Embrace?

By Brian Bailey - 16 Jan, 2020 - Comments: 0

We live in an analog world, but digital processing has proven quicker, cheaper and easier. Moving digital data around is only possible while the physics of wires can be safely abstracted away enough to provide reliable communications. As soon as a signal passes off-chip, the analog domain reasserts control for modern systems. Each of those transitions requires a data converter. The usage ... » read more

Using FPGAs For AI

By Brian Bailey - 02 Dec, 2019 - Comments: 3

Artificial intelligence (AI) and machine learning (ML) are progressing at a rate that is outstripping Moore's Law. In fact, they now are evolving faster than silicon can be designed. The industry is looking at all possibilities to provide devices that have the necessary accuracy and performance, as well as a power budget that can be sustained. FPGAs are promising, but they also have some sig... » read more

Week in Review – IoT, Security, Autos

By Jeff Dorsch - 04 Oct, 2019 - Comments: 0

Products/Services Cadence Design Systems is working with Adesto Technologies to grow the Expanded Serial Peripheral Interface (xSPI) communication protocol ecosystem, for use in Internet of Things devices. The Cadence Memory Model for xSPI allows customers to ensure optimal use of the octal NOR flash with the host processor in an xSPI system, including support for Adesto’s EcoXiP octal xSPI ... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: Microchip Technology

Week In Review: Design, Low Power

Week In Review: Design, Low Power

Power, Performance — Avionics Designers Want It All

HDL Simulation Acceleration Solution For Microchip FPGA Designs

Does HW Vs. SW Choice Affect Quality And Reliability?

Week In Review: Design, Low Power

Week In Review: Design, Low Power

Analog: Avoid Or Embrace?

Using FPGAs For AI

Week in Review – IoT, Security, Autos