tag: system-level test

The Quest To Make 5G Systems Reliable
By Ed Sperling - 13 Oct, 2020 - Comments: 0

Semiconductor Engineering sat down to discuss 5G reliability with Anthony Lord, director of RF product marketing at FormFactor; Noam Brousard, system vice president at proteanTecs; Andre van de Geijn, business development manager at yieldHUB; and David Hall, head of semiconductor marketing at National Instruments. What follows are excerpts of that conversation. SE: How do we measure the reli... » read more

How To Ensure Reliability
By Ed Sperling - 13 Dec, 2019 - Comments: 0

Michael Schuldenfrei, corporate technology fellow at OptimalPlus, talks about how to measure quality, why it’s essential to understand all of the possible variables in the testing process, and why outliers are no longer considered sufficient to ensure reliability. » read more

Gaps Emerge In Automotive Test
By Ed Sperling - 07 May, 2019 - Comments: 1

Demands by automakers for zero defects over 18 years are colliding with real-world limitations of testing complex circuitry and interactions, and they are exposing a fundamental disconnect between mechanical and electronic expectations that could be very expensive to fix. This is especially apparent at leading-edge nodes, where much of the logic is being developed for AI systems and image se... » read more

Automotive, AI Drive Big Changes In Test
By Ann Mutschler - 25 Apr, 2019 - Comments: 0

Design for test is becoming enormously more challenging at advanced nodes and in increasingly heterogeneous designs, where there may be dozens of different processing elements and memories. Historically, test was considered a necessary but rather mundane task. Much has changed over the past year or so. As systemic complexity rises, and as the role of ICs in safety-critical markets continues ... » read more

Concurrent Test
By Ed Sperling - 11 Jan, 2019 - Comments: 0

Derek Wu, senior staff applications engineer at Advantest, looks at the need for doing multiple tests at the same time as chip designs become more complex, increasingly heterogeneous, and much more difficult to test at advanced nodes. https://youtu.be/-8inbjX_af0       __________________________________ See more tech talk videos here. » read more

System-Level Testing – The New Paradigm for Semiconductor Quality Control
By Astronics - 05 Nov, 2018 - Comments: 0

Covering the history and trends of system-level test for semiconductors, this solution brief discusses: The increasing complexities of testing advanced semiconductor integrated devices across a span of applications: automotive, mobile computing, wearables, and more; Semiconductor trends driving necessary shifts in testing methodologies including SiP, SoC, 3D finFETs, heterogeneous compo... » read more

System-Level Test: Where Does It Fit?
By Astronics - 17 Sep, 2018 - Comments: 0

Our second C-Brief discusses where system-level test (SLT) best fits into your semiconductor test workflow. With automated testing equipment (ATE), a traditional workflow may consist of: Wafer sort (WS) Burn-in after packaging (BI) Combination of structural testing (ST) and functional testing (FT). As demands on high-volume manufacturing shift in response to wider industry and com... » read more

The Race To Zero Defects
By Jeff Dorsch - 10 Sep, 2018 - Comments: 1

By Jeff Dorsch and Ed Sperling Testing chips is becoming more difficult, more time-consuming, and much more critical—particularly as these chips end up in cars, industrial automation, and a variety of edge devices. Now the question is how to provide enough test coverage to ensure that chips will work as expected without slowing down the manufacturing process or driving up costs. Balanci... » read more

The Financial Justification For System-Level Test
By Astronics - 23 Jul, 2018 - Comments: 0

Three unique trends are currently transforming high-volume manufacturing in the semiconductor industry: The increasing complexity of chip architectures (e.g., FinFET, heterogeneous integration); The explosion in the breadth and ubiquity of consumer electronics (e.g. IoT, mobile, and automotive), and Consumer expectations of a constant stream of newer, cheaper, more advanced nodes. ... » read more

Looking At Test Differently
By Ed Sperling - 05 Mar, 2018 - Comments: 1

Wilhelm Radermacher, executive advisor at [getentity id="22816" e_name="Advantest"], sat down with Semiconductor Engineering to discuss how the impact of rapid market changes, advanced packaging approaches and increasing complexity on test strategies and equipment. What follows are excerpts of that conversation. SE: As we move into new markets where use models and stresses on devices are dif... » read more

← Older posts Newer posts →

  • Sponsors

About

Navigation

Connect With Us

Copyright ©2013-2024 SMG   |  Terms of Service  |  Privacy Policy