Cryogenic Etch: A Key Enabler Of 3D NAND


Increased storage needs at the edge and in the cloud are fueling rising demand for higher-capacity flash memory across multiple applications. Released every 12 to 18 months, 3D NAND scaling outpaces most other semiconductor devices in replacement rate and performance gains. With each new generation, NAND suppliers deliver 50% faster read/write speeds, 40% greater bit density, lower latency, ... » read more

Metrology Digs Deep To Produce Next-Generation 3D NAND


Each generation of 3D NAND packs about 30% more bits than the previous version, with current devices storing up to 2 terabits of data in a die the size of a fingernail. With new product introductions shrinking from 18 months to every 12 months, chipmakers are constantly innovating to enable this prodigious scaling pace. 3D NAND technology is a core ingredient in mobile phones, solid-state dr... » read more

Powering Efficiency: AI Transforms IC Manufacturing As ICs Fuel AI


The push to grow today’s $500 billion-plus semiconductor industry to $1 trillion in annual revenue is challenging every aspect of the broader supply chain to embrace AI. Artificial intelligence is transforming the way fabs are architected and run, how devices are manufactured, and how server farms are constructed going forward. At the same time, all of this is being enabled by advancements... » read more

Chip Industry Technical Paper Roundup: July 1


New technical papers recently added to Semiconductor Engineering’s library: [table id=426 /] Find more semiconductor research papers here. » read more

Wafer Bonding Mechanisms Using SiCN Films For Hybrid Bonding Applications In 3D Integration 


A new technical paper titled "Material-Mechanistic Interplay in SiCN Wafer Bonding for 3D Integration" was published by researchers at Yokohama National University, TEL, SK hynix, and University of Tsukuba. According to the paper: "Although much research has been conducted on wafer bonding methods compatible with the latest semiconductor manufacturing processes, discussions on the interface... » read more

Chip Security Now Depends On Widening Supply Chain


Securing chips is becoming more challenging as SoCs are disaggregated into chiplets, creating new vulnerabilities that involve hardware and software, as well as multiple entities, and extending threats across a much broader supply chain. In the past, much of the cyber threat model was confined to either hardware or software, and where multiple vendors were involved, various chips were separa... » read more

Key Technologies To Extend EUV To 14 Angstroms


The top three foundries plan to implement high-NA EUV lithography as early as 2025 for the 18 angstrom generation, but the replacement of single exposure high-NA (0.55) over double patterning with standard EUV (NA = 0.33) depends on whether it provides better results at a reasonable cost per wafer. So far, 2024 has been a banner year for high-numerical aperture EUV lithography. Intel Foundry... » read more

Ruthenium Interconnects On Tap


Chipmakers' focus on new interconnect technology is ramping up as copper's effectiveness continues to diminish, setting the stage for a significant shift that could improve performance and reduce heat at future nodes and in advanced packages. The introduction of copper interconnects in 1997 upended the then-standard tungsten via/aluminum line metallization scheme. Dual damascene integration ... » read more

Digital Twins Target IC Tool And Fab Efficiency


Digital twins have emerged as the hot "new" semiconductor manufacturing technology, enabling fabs to create a virtual representation of a physical system on which to experiment and optimize what's going on inside the real fab. While digital twin technology has been in use for some time in other industries, its use has been limited in semiconductor manufacturing. What's changing is the breadt... » read more

Chip Industry Week In Review


By Susan Rambo, Jesse Allen, and Liz Allan The U.S. government will provide about $162 million in federal incentives, under the CHIPS and Science Act, to help Microchip onshore its semiconductor supply chain. The move is aimed at securing a reliable domestic supply of MCUs and mature-node chips. “Today’s announcement will help propel semiconductor manufacturing projects in Colorado and O... » read more

← Older posts