Defect Challenges Growing In Advanced Packaging

By Mark LaPedus - 08 Oct, 2018 - Comments: 0

The current defect inspection systems for packaging are running out of steam for the latest advanced packages, prompting the need for new tools in the market. In response, several vendors are rolling out new defect inspection systems for use in various advanced packages, such as 2.5D/3D technologies and fan-out. The new defect inspection systems are more capable than the previous tools, but ... » read more

Week in Review: IoT, Security, Auto

By Jeff Dorsch - 05 Oct, 2018 - Comments: 0

Internet of Things Amazon Web Services announced that Iridium Communications has joined the AWS Partner Network. AWS and Iridium have collaborated on development of Iridium CloudConnect, a service that enables worldwide coverage for Internet of Things applications through Iridium’s satellite network. AWS IoT is being paired with Iridium IoT services as a result. IHS Markit forecasts there wi... » read more

Week In Review: Design, Low Power

By Jesse Allen - 05 Oct, 2018 - Comments: 0

Mirabilis Design debuted an AI-driven tool for performance analysis and architecture exploration of SoCs and embedded systems. VisualSim AI Processor Generator creates pipeline-accurate models that have port integration with standard buses and memories, which is used to compare different processor families, optimize the specification and identify system bottlenecks. The generated model supports... » read more

What Will Intel Do Next?

By Ed Sperling - 27 Sep, 2018 - Comments: 2

The writing is on the wall for big processor makers. Apple, Amazon, Facebook and Google are developing their own processors. In addition, there are more than 30 startups developing various types of AI accelerators, as well as a field of embedded FPGA vendors, a couple of discrete FPGA makers, and a slew of soft processor cores. This certainly hasn't been lost on Intel. As the world's largest... » read more

EUV Pellicle, Uptime And Resist Issues Continue

By Mark LaPedus - 26 Sep, 2018 - Comments: 0

Extreme ultraviolet (EUV) lithography is moving closer to realization, but several problems involving scanner uptime, photoresists and pellicles need to be resolved before this long-overdue technology is put into full production. Intel, Samsung and TSMC are hoping to insert EUV into production at 7nm and/or 5nm. While the remaining issues don’t necessarily pre-empt using EUV, they do affec... » read more

Survey: EUV Optimism Grows

By Mark LaPedus - 17 Sep, 2018 - Comments: 2

The confidence level remains high for extreme ultraviolet (EUV) lithography, although the timing of the insertion remains a moving target, according to a new survey released by the eBeam Initiative. At the same time, the outlook for the overall photomask industry is bullish, according to the survey. On the downside, however, there appears to be no progress in terms of improving mask turnaro... » read more

Aging In Advanced Nodes

By Ann Mutschler - 17 Sep, 2018 - Comments: 0

Semiconductor Engineering sat down to discuss design reliability and circuit aging with João Geada, chief technologist for the semiconductor business unit at ANSYS; Hany Elhak, product management director, simulation and characterization in the custom IC and PCB group at Cadence; Christoph Sohrmann, advanced physical verification at Fraunhofer EAS; Magdy Abadir, vice president of marketing at ... » read more

Sorting Out Packaging Options

By Ed Sperling - 10 Sep, 2018 - Comments: 0

Semiconductor Engineering sat down to discuss advanced packaging with David Butler, executive vice president and general manager of SPTS Technologies; Ingu Yin Chang, senior vice president president at ASE Group; Hubert Karl Lakner, executive director of the Fraunhofer Institute for Photonic Microsystems; Robert Lo, division director for electronics and optoelectronics research at Industrial Te... » read more

Week In Review: Manufacturing, Test

By Mark LaPedus - 07 Sep, 2018 - Comments: 0

Packaging Brewer Science has introduced the latest additions to its family of temporary bonding materials. The company also rolled out its new line of thin spin-on packaging materials. The company’s temporary bonding materials are called BrewerBOND. The new products, called the BrewerBOND T1100 and BrewerBOND C1300 series, are combine to create a dual-layer system for temporary bonding a... » read more

Week In Review: Manufacturing, Test

By Mark LaPedus - 31 Aug, 2018 - Comments: 0

Chipmakers GlobalFoundries said that it is putting its 7nm finFET program on hold indefinitely and has dropped plans to pursue technology nodes beyond 7nm. To be sure, it was a tough decision by GF to put 7nm on hold. But generally, analysts believe that GF made the right decision. “There’s only a handful of semiconductor companies that will require high-volume 7nm technology right when... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

Legacy Process Nodes Going Strong

The critical, and growing, significance of mature node chips and processes.

by Bryon Moyer

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: TSMC

Defect Challenges Growing In Advanced Packaging

Week in Review: IoT, Security, Auto

Week In Review: Design, Low Power

What Will Intel Do Next?

EUV Pellicle, Uptime And Resist Issues Continue

Survey: EUV Optimism Grows

Aging In Advanced Nodes

Sorting Out Packaging Options

Week In Review: Manufacturing, Test

Week In Review: Manufacturing, Test

Trending Articles

Hybrid Bonding Makes Strides Toward Manufacturability

Americas Chip Funding Energizes Industry

Advanced Packaging Driving New Collaboration Across Supply Chain

Chiplets Make Progress Using Interconnects As Glue

2D Semiconductors Make Progress, But So Does Silicon

Knowledge Centers
Entities, people and technologies explored