Real-time instruction-level verification of remote IoT/CPS devices via side channels


Abstract "In recent years, with the rise of IoT technology, wireless Cyber-Physical Systems (CPS) have become widely deployed in critical infrastructure, including power generation, military systems, and autonomous and unmanned vehicles. The introduction of network connectivity for data transfer, cloud support, etc., into CPS, can lead to malware injection. Meanwhile, outsourcing of advanced t... » read more

Technical Paper Round-Up: April 5


Neuromorphic chips, transistor defect detection, quantum, pellicles, BEV mobile charging, copper wire bonding, LrWPAN, batteries and superconductivity top the past week's technical papers. They also point to a rising level of government investment, and collaborations between schools that historically haven't worked closely together, including one that involves schools on different continents. ... » read more

Addressing the range anxiety of battery electric vehicles with charging en route


New academic paper from researchers at University of Florida and University of Kansas. Abstract "Battery electric vehicles (BEVs) have emerged as a promising alternative to traditional internal combustion engine (ICE) vehicles due to benefits in improved fuel economy, lower operating cost, and reduced emission. BEVs use electric motors rather than fossil fuels for propulsion and typically s... » read more

Technical Paper Round-Up: March 29


Improving batteries, ultra low-power photonic edge computing, SLAM, Tellurium for 2D semiconductors, and reservoir computing top the past week's technical papers. The focus on energy is critical as the edge buildout continues and more devices are connected to a battery, while research into new architectures and materials that will continue scaling and improve performance per watt continue at th... » read more

Fuzz, Penetration, and AI Testing for SoC Security Verification: Challenges and Solutions


Abstract "The ever-increasing usage and application of system-on-chips (SoCs) has resulted in the tremendous modernization of these architectures. For a modern SoC design, with the inclusion of numerous complex and heterogeneous intellectual properties (IPs),and its privacy-preserving declaration, there exists a wide variety of highly sensitive assets. These assets must be protected from any u... » read more

Technical Paper Round-Up: March 15


Research is expanding across a variety of semiconductor-related topics, from security to flexible substrates and chiplets. Unlike in the past, when work was confined to some of the largest universities, that research work is now being spread across a much broader spectrum of schools on a global basic, including joint research involving schools whose names rarely appeared together. Among the ... » read more

Quantifying Rowhammer Vulnerability for DRAM Security


Abstract: "Rowhammer is a memory-based attack that leverages capacitive-coupling to induce faults in modern dynamic random-access memory (DRAM). Over the last decade, a significant number of Rowhammer attacks have been presented to reveal that it is a severe security issue capable of causing privilege escalations, launching distributed denial-of-service (DDoS) attacks, and even runtime attack ... » read more

Digital Twin for Secure Semiconductor Lifecycle Management: Prospects and Applications


Abstract:  "The expansive globalization of the semiconductor supply chain has introduced numerous untrusted entities into different stages of a device’s lifecycle, enabling them to compromise its security. To make matters worse, the increasing complexity in the design as well as aggressive time-to-market requirements of the newer generation of integrated circuits can lead either designers t... » read more

Advances in Logic Locking: Past, Present, and Prospects


Abstract: "Logic locking is a design concealment mechanism for protecting the IPs integrated into modern System-on-Chip (SoC) architectures from a wide range of hardware security threats at the IC manufacturing supply chain. Logic locking primarily helps the designer to protect the IPs against reverse engineering, IP piracy, overproduction, and unauthorized activation. For more than a decade,... » read more

Rethinking Watermark: Providing Proof of IP Ownership in Modern SoCs


Abstract "Intellectual property (IP) cores are essential to creating modern system-on-chips (SoCs). Protecting the IPs deployed in modern SoCs has become more difficult as the IP houses have been established across the globe over the past three decades. The threat posed by IP piracy and overuse has been a topic of research for the past decade or so and has led to creation of a field called wat... » read more

← Older posts Newer posts →