The Next 5 Years Of Chip Technology

By Ed Sperling - 18 Dec, 2017 - Comments: 0

Semiconductor Engineering sat down to discuss the future of scaling, the impact of variation, and the introduction of new materials and technologies, with Rick Gottscho, CTO of [getentity id="22820" comment="Lam Research"]; Mark Dougherty, vice president of advanced module engineering at [getentity id="22819" comment="GlobalFoundries"]; David Shortt, technical fellow at [getentity id="22876" co... » read more

Terminology Beyond von Neumann

By Katherine Derbyshire - 21 Sep, 2017 - Comments: 0

Neural networks. Neuromorphic computing. Non-von Neumann architectures. As I’ve been researching my series on neuromorphic computing, I’ve encountered a lot of new terminology. It hasn’t always been easy to figure out exactly what’s being discussed. This explainer attempts to both clarify the terms used in my own articles and to help others sort through the rapidly growing literature in... » read more

Materials For Future Electronics

By Katherine Derbyshire - 18 May, 2017 - Comments: 0

Examining the research underway in electronics materials provides a keyhole view into what may be possible in future electronics design. Although some of this research will not end up in commercial products, it does provide an indication of the kinds of problems that are being addressed, how they are being approached, and where the research dollars are being spent. Flexible electronics are a... » read more

Moore’s Law: Toward SW-Defined Hardware

By Ed Sperling - 15 May, 2017 - Comments: 2

Pushing to the next process node will continue to be a primary driver for some chips—CPUs, FPGAs and some ASICS—but for many applications that approach is becoming less relevant as a metric for progress. Behind this change is a transition from using customized software with generic hardware, to a mix of specialized, heterogeneous hardware that can achieve better performance with less ene... » read more

Stepping Back From Scaling

By Ed Sperling - 24 Aug, 2016 - Comments: 0

Architectures, packaging and software are becoming core areas for semiconductor research and development, setting the stage for a series of shifts that will impact a large swath of the semiconductor industry. While there is still demand from the largest chipmakers for increased density at the next process node, the underlying economics for foundries, equipment vendors and IP developers are f... » read more

May The Cheapest Memory Win

By Ed Sperling - 11 Aug, 2016 - Comments: 4

There are a number of new memory types on the horizon. So why are we still using DRAM, SRAM and hard disk drives developed decades ago? The answer is complicated. Memory, whether it’s on-chip static RAM cache or off-chip dynamic RAM—or flash storage or spinning magnetic media—is really a stack of data storage technologies that need to work seamlessly together and with other non-memory ... » read more

Neuromorphic Chip Biz Heats Up

By Mark LaPedus - 21 Jan, 2016 - Comments: 0

It’s no secret that today’s computers are struggling to keep up with the enormous demands of data processing and bandwidth, and the whole electronics industry is searching for new ways to enable that. The traditional approach is to continue to push the limits of today’s systems and chips. Another way is to go down the non-traditional route, including an old idea that is generating stea... » read more

Newer posts →

Knowledge Centers
Entities, people and technologies explored

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

Legacy Process Nodes Going Strong

The critical, and growing, significance of mature node chips and processes.

by Bryon Moyer

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: von Neumann architecture

The Next 5 Years Of Chip Technology

Terminology Beyond von Neumann

Materials For Future Electronics

Moore’s Law: Toward SW-Defined Hardware

Stepping Back From Scaling

May The Cheapest Memory Win

Neuromorphic Chip Biz Heats Up

Trending Articles

Hybrid Bonding Makes Strides Toward Manufacturability

Americas Chip Funding Energizes Industry

Advanced Packaging Driving New Collaboration Across Supply Chain

Chiplets Make Progress Using Interconnects As Glue

2D Semiconductors Make Progress, But So Does Silicon

Knowledge Centers
Entities, people and technologies explored