How to significantly reduce power in chips with embedded SRAM.
The use of embedded static random access memory (eSRAM) in complex ICs has significantly increased in the past three decades. This trend will continue with the growth of ICs designed for rapidly expanding markets such as automotive, virtual reality (VR) / augmented reality (AR), implantable medical devices, gaming, sensor hub, medical devices, wearable computing, data center, and artificial intelligence (AI) applications.
The coolSRAM-6T offer breakthrough design characteristics which provides new opportunities for optimization of “novel ICs” in above applications, especially achieving the lowest power dissipation for strong product differentiation. Simultaneously, designers can benefit from coolSRAM-6T to address speed, area/cost consideration. coolSRAM-6T also greatly complements Mentor’s coolSRAM-1T, coolREG-6T, coolREG-8T, coolCAM, and coolROM.
Download this new whitepaper to learn more about:
Companies battle it out to get artificial intelligence to the edge using various chip architectures as their weapons of choice.
Bulk CMOS, FD-SOI and finFETs all on tap as big players vie for differentiation. But where will chipmakers go after 28nm?
Consortiums seek ways to ensure interoperability of hardened IP as way of cutting costs, time-to-market, but it’s not going to be easy.
No shortage of alternatives as materials, packaging and architectural options grow, and plenty of startups are jumping in.
Applied Materials circles market as demand for next-gen technology grows.
Semiconductor devices face many hazards before and after manufacturing that can cause them to fail prematurely.
Interest in the open-source ISA marks a significant shift among chipmakers, but it will require continued industry support to be successful.
Slowdown due to impact on timing, and dependencies between power, thermal and timing that may not be caught by signoff tools.
Old solutions don’t necessarily work anymore, particularly at advanced nodes and ultra-low voltage.
Stacking die is garnering more attention, but design flows aren’t fully ready to support it.
Understanding aging factors within a design can help reduce the likelihood of product failures.
How Arm sees its role in emerging segments of tomorrow’s compute challenges.
New data flow, higher switch density and IP integration create issues across the design flow.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply