Tradeoffs in the MEMS fabrication and design flows.
MEMS fabrication and design are closely coupled, such that design changes could significantly alter the process flow and vice versa. For instance, setting device parameters such as drive capacitance, deflection distance, or proof mass size directly affects the choice of film thickness, etch rate, sidewall profile and so forth. Typically, this requires multiple iterations of the MEMS design/process development cycle which are costly and time-consuming. A more efficient approach can be implemented using virtual fabrication with a 3D process modeling tool, significantly reducing the development time and the number of learning cycles. In this white paper, a 3-axis MEMS gyroscope is used to demonstrate virtual fabrication using Coventor’s SEMulator3D 2013 software platform. The software is used to evaluate the deep reactive ion etching (DRIE) process window, device release and capacitance extraction. The gyroscope modeling illustrates the software platform’s capabilities for predictive design technology modeling, variation analysis and quantitative data extraction.
To read more, click here.
30 facilities planned, including 10/7nm processes, but trade war and economic factors could slow progress.
Leaders of three R&D organizations, Imec, Leti and SRC, discuss the latest chip trends in AI, packaging and quantum computing.
Applied Materials’ VP looks at what’s next for semiconductor manufacturing and the impact of variation, new materials and different architectures.
What could make this memory type stand out from the next-gen memory crowd.
Researchers digging into ways around the von Neumann bottleneck.
Semiconductor devices face many hazards before and after manufacturing that can cause them to fail prematurely.
Chips will cost more to design and manufacture even without pushing to the latest node, but that’s not the whole story.
This will go down as a good year for the semiconductor industry, where new markets and innovation were both necessary and rewarded.
Experts at the Table, Part 1: Impact on the supply chain, who’s using advanced packaging, and the cost of packaging versus device scaling.
Companies battle it out to get artificial intelligence to the edge using various chip architectures as their weapons of choice.
Technology adds more granularity, but starting point for design shifts as architectures cope with greater volumes of data.
Bulk CMOS, FD-SOI and finFETs all on tap as big players vie for differentiation. But where will chipmakers go after 28nm?
30 facilities planned, including 10/7nm processes, but trade war and economic factors could slow progress.
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply