When templates, methodologies and verification IP components were integrated, suddenly simulation speed took a nosedive. Here’s why.
It turns out that SystemVerilog != Verilog. OK, we all figured that out a few years ago as we started to build verification environments using IEEE 1800 SystemVerilog. While it did add design features like new ways to interface code, it also had verification features like classes, dynamic data types, and randomization that have no analog (pardon the pun) in the IEEE 1364 Verilog language. But the syntax was a reasonable extension, many more designs needed advanced verification, and we had the Open Verification Methodology (OVM) followed by the standardized Accellera Systems Initiative Universal Verification Methodology (UVM) so thousands of engineers got trained on object-oriented programming. Architectures were created, templates were followed, and the verification IP components were built. Then they were integrated and the simulation speed took a nose dive. Yikes, why did that happen?
To view this white paper, click here.
New market opportunities and global competitiveness are limited by qualified people.
Better algorithms and more data could bolster adoption, particularly at advanced nodes.
Showing that a processor core adheres to a specification becomes more difficult when the specification is extensible.
New approaches are competing for attention as scaling benefits diminish.
Deeper understanding of equipment behavior and market needs will have broad impact across the semiconductor supply chain.
This will go down as a good year for the semiconductor industry, where new markets and innovation were both necessary and rewarded.
Researchers digging into ways around the von Neumann bottleneck.
Showing that a processor core adheres to a specification becomes more difficult when the specification is extensible.
The term creates hope for some, fear for others, and confusion for all.
Optimizing complex chips requires decisions about overall system architecture, and memory is a key variable.
While CPUs continue to evolve, performance is no longer limited to a single processor type or process geometry.
Why data scrubbing and social issues could limit the speed of adoption and the usefulness of this technology.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply