When templates, methodologies and verification IP components were integrated, suddenly simulation speed took a nosedive. Here’s why.
It turns out that SystemVerilog != verilog. OK, we all figured that out a few years ago as we started to build verification environments using IEEE 1800 SystemVerilog. While it did add design features like new ways to interface code, it also had verification features like classes, dynamic data types, and randomization that have no analog (pardon the pun) in the IEEE 1364 Verilog language. But the syntax was a reasonable extension, many more designs needed advanced verification, and we had the Open Verification Methodology (OVM) followed by the standardized Accellera Universal Verification Methodology (UVM) so thousands of engineers got trained on object-oriented programming. Architectures were created, templates were followed, and the verification IP components were built. Then they were integrated and the simulation speed took a nose dive. Yikes, why did that happen?
To view this white paper, click here.
Sixteen startups attracted funding rounds of nine figures in November.
How good are standard FPGAs for AI purposes, and how different will dedicated FPGA-based devices be from them?
Next-gen litho is important for scaling, but it’s also expensive and potentially risky.
More nodes and alternative memories are in the works, but schedules remain murky.
Hydrogen fuel cells will play a role in the transportation ecosystem of the future, but how large a role hinges on infrastructure and application-specific demand.
Why Intel, AMD, Arm, and IBM are focusing on architectures, microarchitectures, and functional changes.
Moving large amounts of data around a system is no longer the path to success. It is too slow and consumes too much power. It is time to flip the equation.
How good are standard FPGAs for AI purposes, and how different will dedicated FPGA-based devices be from them?
Can a software engineer create hardware? It may be possible, but not in the way that existing high-level synthesis tools do it.
CEO Tony Hemmelgarn talks about autonomous cars, 5G, EDA integration and the Siemens acquisition of Mentor.
Experts at the Table: What are the limitations today that are preventing 3D-ICs from becoming mainstream, and which companies pushing to make it happen?
Reporter’s Notebook: A personal quest to bridge the gap between art and the digital world.
Who makes money with an open-source ISA, the current state of the RISC-V ecosystem, and what differentiates one vendor from the next.
Leave a Reply