How to achieve consistent and repeatable, automatic test results using custom DC positioners with theta-X planarizing capability and true Kelvin probes for micro-bump resistance measurements as well as standard DC probes for wafer surface leakage measurements.
The strong market needs to embed multiple functionalities from different semiconductor processing technologies into a single system continue to drive demands for more advanced 3DIC packaging technologies. Dimensions of copper pillar micro-bumps are consistently reduced in every new technology node to facilitate the 3D stacking of multiple dies so that overall system performance can be improved. Semiconductor packaging companies must perform wafer acceptance tests to qualify their copper pillar micro-bumping process. Probecards and single DC probes are unable to address the measurement challenges and flexibilities needed for micro-bump wafer acceptance tests, which measure the micro-bump resistance and the wafer surface leakage currents in a single setup. In this paper, consistent and repeatable test results are obtained in a fully automatic manner using custom DC positioners with theta-X planarizing capability and true Kelvin probes for micro-bump resistance measurements as well as standard DC probes for wafer surface leakage measurements.
Click here to read more.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
Why UCIe is so important for heterogeneous integration.
Funding rolls in for photonics and batteries; 88 startups raise $1.3B.
Experts at the Table: Designing for context, and geopolitical impacts on a global supply chain.
Memory footprint, speed and density scaling are compounded by low-power constraints.
Interest in this particular ISA is expanding, but the growth of other open-source hardware is less certain.
Nanosheets are likeliest option throughout this decade, with CFETs and other exotic structures possible after that.
Hybrid bonding opens up whole new level of performance in packaging, but it’s not the only improvement.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
Why this is becoming a bigger issue, and what can be done to mitigate the effects.
From low resistance vias to buried power rails, it takes multiple strategies to usher in 2nm chips.
Manufacturing 3D structures will require atomic-level control of what’s removed and what stays on a wafer.
Disaggregation and the wind-down of Moore’s Law have changed everything.
Leave a Reply