What Will The Next-Gen Verification Flow Look Like?

By Ed Sperling - 28 May, 2020 - Comments: 0

Semiconductor Engineering sat down to discuss what's ahead for verification with Daniel Schostak, Arm fellow and verification architect; Ty Garibay, vice president of hardware engineering at Mythic; Balachandran Rajendran, CTO at Dell EMC; Saad Godil, director of applied deep learning research at Nvidia; and Nasr Ullah, senior director of performance architecture at SiFive. What follows are exc... » read more

Choosing Between CCIX And CXL

By Ed Sperling - 19 May, 2020 - Comments: 0

Semiconductor Engineering sat down to the discuss the pros and cons of the Compute Express Link (CXL) and the Cache Coherent Interconnect for Accelerators (CCIX) with Kurt Shuler, vice president of marketing at Arteris IP; Richard Solomon, technical marketing manager for PCI Express controller IP at Synopsys; and Jitendra Mohan, CEO of Astera Labs. What follows are excerpts of that conversati... » read more

Which Chip Interconnect Protocol Is Better?

By Ed Sperling - 11 May, 2020 - Comments: 0

What’s Next With AI In Fabs?

By Mark LaPedus - 22 Apr, 2020 - Comments: 0

Semiconductor Engineering sat down to discuss the issues and challenges with machine learning in semiconductor manufacturing with Kurt Ronse, director of the advanced lithography program at Imec; Yudong Hao, senior director of marketing at Onto Innovation; Romain Roux, data scientist at Mycronic; and Aki Fujimura, chief executive of D2S. What follows are excerpts of that conversation. Part one ... » read more

How And Where ML Is Being Used In IC Manufacturing

By Mark LaPedus - 01 Apr, 2020 - Comments: 0

What Machine Learning Can Do In Fabs

By Mark LaPedus - 25 Mar, 2020 - Comments: 0

Addressing IC Security Threats Before And After They Emerge

By Ed Sperling - 29 Jan, 2020 - Comments: 0

Semiconductor Engineering sat down to discuss different approaches to security with Warren Savage, research scientist in the Applied Research Laboratory for Intelligence and Security at the University of Maryland; Neeraj Paliwal, vice president and general manager of Rambus Security; Luis Ancajas, marketing director for IoT security software solutions at Micron; Doug Suerich, product evangelist... » read more

Determining What Really Needs To Be Secured In A Chip

By Ed Sperling - 20 Jan, 2020 - Comments: 0

Semiconductor Engineering sat down to discuss what's needed to secure hardware and why many previous approaches have been unsuccessful, with Warren Savage, research scientist in the Applied Research Laboratory for Intelligence and Security at the University of Maryland; Neeraj Paliwal, vice president and general manager of Rambus Security; Luis Ancajas, marketing director for IoT security softw... » read more

Security Risks In The Supply Chain

By Ed Sperling - 09 Jan, 2020 - Comments: 0

Semiconductor Engineering sat down to discuss security in the supply chain with Warren Savage, research scientist in the Applied Research Laboratory for Intelligence and Security at the University of Maryland; Neeraj Paliwal, vice president and general manager of Rambus Security; Luis Ancajas, marketing director for IoT security software solutions at Micron; Doug Suerich, product evangelist at ... » read more

Making And Protecting Advanced Masks

By Mark LaPedus - 27 Nov, 2019 - Comments: 0

Semiconductor Engineering sat down to discuss lithography and photomask trends with Bryan Kasprowicz, director of technology and strategy and a distinguished member of the technical staff at Photronics; Thomas Scheruebl, director of strategic business development and product strategy at Zeiss; Noriaki Nakayamada, senior technologist at NuFlare; and Aki Fujimura, chief executive of D2S. What fol... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

category: Round Tables

category: IoT, Security & Automotive

What Will The Next-Gen Verification Flow Look Like?

Choosing Between CCIX And CXL

Which Chip Interconnect Protocol Is Better?

What’s Next With AI In Fabs?

How And Where ML Is Being Used In IC Manufacturing

What Machine Learning Can Do In Fabs

Addressing IC Security Threats Before And After They Emerge

Determining What Really Needs To Be Secured In A Chip

Security Risks In The Supply Chain

Making And Protecting Advanced Masks

Trending Articles

Is In-Memory Compute Still Alive?

Baby Steps Toward 3D DRAM

Chip Industry Week In Review

Chip Industry Week in Review

What’s Next For Through-Silicon Vias

Knowledge Centers
Entities, people and technologies explored