Assessing Synchronization And Graphics-Compute-Graphics Hazards


In modern rendering environments, there are a lot of cases where a compute workload is used during a frame. Compute is generic (non-fixed function) parallel programming on the GPU, commonly used for techniques that are either challenging, outright impossible, or simply inefficient to implement with the standard graphics pipeline (vertex/geometry/tessellation/raster/fragment). In gener... » read more

Logic Synthesis Basics For FPGA


In the early days of digital design, all circuits were designed manually. You would draw K-map, optimize the logic and draw the schematics. If you remember, we all did many logic optimization exercises back in college. It was time consuming and very error prone. This works fine for designs with a few hundred gates, but as the designs get larger and larger this became non-feasible. Design... » read more

Electric Vehicle Development From System To Software


There is perhaps no higher profile electronic product category today than electric vehicles (EVs). Aggressive startups pioneered the market, but many major automobile manufacturers are now participating as well. Rising fuel costs, improved battery technology and increased environmental sensitivity have all helped to drive public enthusiasm for EVs. In response, developers are driving continuous... » read more

The Evolution Of High-Level Synthesis


High-level synthesis is getting yet another chance to shine, this time from new markets and new technology nodes. But it's still unclear how fully this technology will be used. Despite gains, it remains unlikely to replace the incumbent RTL design methodology for most of the chip, as originally expected. Seen as the foundational technology for the next generation of EDA companies around the ... » read more

Radio Frequency Technology Is Found Everywhere In Daily Life


By Greg Curtis and YuLing Lin Innovation is everywhere around us. From high-performance computing, communications, autonomous driving, and the Internet of Things (figure 1), each segment has led to a rapid increase in design innovation. This innovation has been particularly true in communications, as Radio Frequency (RF) technology is found everywhere in daily life. RF technology is critical... » read more

RISC-V’s Expanding Footprint


Zdenek Prikryl, CTO of Codasip, sat down with Semiconductor Engineering to talk about the RISC-V market, where this open instruction set architecture (ISA) is gaining ground, and what are the biggest challenges in working with this technology. SE: Where do you see the value in RISC-V? Is it for off-the-shelf processors or more customized components? Prikryl: A few years ago, RISC-V was us... » read more

Accelerate Time To Market With Calibre nmLVS-Recon Technology


One thing is clear…tapeouts are getting harder, and taking longer. As part of a growing suite of innovative early-stage design verification technologies, the Calibre nmLVS-Recon tool enables design teams to rapidly examine dirty and immature designs to find and fix high-impact circuit errors earlier and faster, leading to an overall reduction in tapeout schedules and time to market. To rea... » read more

Cleared—And Verified—For Takeoff


If you’re like me, you’re probably not in any hurry to get on an airplane amidst our current global pandemic. Commercial air travel has declined dramatically as a result of the novel coronavirus—but beyond private and recreational travel, aviation remains an essential component of many key areas of modern life, including military and defense; commerce and package delivery; medical care; s... » read more

Artificial Intelligence And Machine Learning Add New Capabilities to Traditional RF EDA Tools


This article features contributions from RF EDA vendors on their various capabilities for artificial intelligence and machine learning. AWR Design Environment software is featured and highlights the network synthesis wizard. Click here to continue reading. » read more

Verifying PULPino RISCY Core For A Google Accelerator With STING


Authors: Shubhodeep Roy Choudhury1, Shajid Thiruvathodi2, Vaidyanathan Seetharaman3, Matt Cockrell4, Jon Michelson5, Jason Redgrave6 Valtrix Technologies Private Limited, Bangalore, INDIA1, 2 Google Inc., Mountain View, USA3,4,5,6 Abstract: — Google uses the PULPino RISC-V core RISCY as a job scheduling and dispatch mechanism for a hardware accelerator (similar to a GPU controller). This... » read more

← Older posts Newer posts →