Challenges In Writing SDC Constraints

Generation, verification, and management of constraints.


Writing design constraints is becoming more difficult as chips become more heterogeneous, and as they are expected to function longer in the field. Timing and power can change over time, and constraints need to be adjusted to that changing context. Synopsys’ Ajay Daga, group director for R&D at Synopsys, talks about the challenges in pushing constraints down to different hierarchical portions of a design and how to minimize the size of those constraints and to reduce noise in the results.

Leave a Reply

(Note: This name will be displayed publicly)