Simplifying timing closure and sign-off in complex heterogeneous designs.
PV Srinivas, group director for R&D at Synopsys, talks about the impact of larger chips and increasing complexity on design productivity, why divide-and-conquer doesn’t work so well anymore, and how to reduce the number of blocks that need to be considered to achieve faster timing closure and quicker time to market.
 |
 |
 |
 |
 |
 |
 |
 |
 |  |
Leave a Reply