SUTD researchers show how a newly discovered family of two-dimensional (2D) semiconductors are more energy-efficient thanks to the presence of a built-in atomic protection layer.
Abstract
“Metal contacts to two-dimensional (2D) semiconductors are often plagued by the strong Fermi level pinning (FLP) effect which reduces the tunability of the Schottky barrier height (SBH) and degrades the performance of 2D semiconductor devices. Here, we show that MoSi2N4 and WSi2N4 monolayers—an emerging 2D semiconductor family with exceptional physical properties—exhibit strongly suppressed FLP and wide-range tunable SBH. An exceptionally large SBH slope parameter of S ≈ 0.7 is obtained which outperforms the vast majority of other 2D semiconductors. Such intriguing behavior arises from the septuple-layered morphology of MoSi2N4 and WSi2N4 monolayers in which the semiconducting electronic states are protected by the outlying Si–N sublayer. We identify Ti, Sc, and Ni as highly efficient Ohmic contacts to MoSi2N4 and WSi2N4 with zero interface tunneling barrier. Our findings reveal the potential of MoSi2N4 and WSi2N4 as a practical platform for designing high-performance and energy-efficient 2D semiconductor electronic devices.”
Find the open access technical paper here and summary here.
Wang, Q., Cao, L., Liang, SJ. et al. Efficient Ohmic contacts and built-in atomic sublayer protection in MoSi2N4 and WSi2N4 monolayers. npj 2D Mater Appl 5, 71 (2021). https://doi.org/10.1038/s41699-021-00251-y. Published 8/4/2021.
Less precision equals lower power, but standards are required to make this work.
Open source by itself doesn’t guarantee security. It still comes down to the fundamentals of design.
Ensuring that your product contains the best RISC-V processor core is not an easy decision, and current tools are not up to the task.
New applications require a deep understanding of the tradeoffs for different types of DRAM.
Wafer manufacturing and GPUs draw investment; 106 companies raise $2.8B.
How prepared the EDA community is to address upcoming challenges isn’t clear.
Advanced etch holds key to nanosheet FETs; evolutionary path for future nodes.
Details on more than $500B in new investments by nearly 50 companies; what’s behind the expansion frenzy, why now, and challenges ahead.
From specific design team skills, to organizational and economic impacts, the move to bespoke silicon is shaking things up.
Less precision equals lower power, but standards are required to make this work.
New memory approaches and challenges in scaling CMOS point to radical changes — and potentially huge improvements — in semiconductor designs.
Open-source processor cores are beginning to show up in heterogeneous SoCs and packages.
Open source by itself doesn’t guarantee security. It still comes down to the fundamentals of design.
Leave a Reply