SUTD researchers show how a newly discovered family of two-dimensional (2D) semiconductors are more energy-efficient thanks to the presence of a built-in atomic protection layer.
Abstract
“Metal contacts to two-dimensional (2D) semiconductors are often plagued by the strong Fermi level pinning (FLP) effect which reduces the tunability of the Schottky barrier height (SBH) and degrades the performance of 2D semiconductor devices. Here, we show that MoSi2N4 and WSi2N4 monolayers—an emerging 2D semiconductor family with exceptional physical properties—exhibit strongly suppressed FLP and wide-range tunable SBH. An exceptionally large SBH slope parameter of S ≈ 0.7 is obtained which outperforms the vast majority of other 2D semiconductors. Such intriguing behavior arises from the septuple-layered morphology of MoSi2N4 and WSi2N4 monolayers in which the semiconducting electronic states are protected by the outlying Si–N sublayer. We identify Ti, Sc, and Ni as highly efficient Ohmic contacts to MoSi2N4 and WSi2N4 with zero interface tunneling barrier. Our findings reveal the potential of MoSi2N4 and WSi2N4 as a practical platform for designing high-performance and energy-efficient 2D semiconductor electronic devices.”
Find the open access technical paper here and summary here.
Wang, Q., Cao, L., Liang, SJ. et al. Efficient Ohmic contacts and built-in atomic sublayer protection in MoSi2N4 and WSi2N4 monolayers. npj 2D Mater Appl 5, 71 (2021). https://doi.org/10.1038/s41699-021-00251-y. Published 8/4/2021.
Is there room for an even smaller version of a RISC-V processor that could replace 8-bit microcontrollers?
How much do we pay for a system to be programmable? It depends upon who you ask.
Concerns about security and supply chain availability prompt new push.
Some 300mm tools are converted to 200mm; equipment prices and chip manufacturing costs are rising.
Short-term IC supply-chain problems and long-term architectural and business changes top the list of what’s ahead.
Some segments are normalizing, others may be impacted through 2022.
Imec’s SVP drills down into GAA FETs, interconnects, chiplets, and 3D packaging.
Threats are growing and widening, but what is considered sufficient can vary greatly by application or by user. Even then, it may not be enough.
Massive expansion campaign targets wide variety of chips, but export controls limit growth at leading edge.
Sharing resources can significantly improve utilization and lower costs, but it’s not a simple shift.
Abstraction is the key to custom processor design and verification, but defining the right language and tool flow is a work in progress.
Is there room for an even smaller version of a RISC-V processor that could replace 8-bit microcontrollers?
Higher density of interconnects will enable faster movement of data, but there’s more than one way to achieve that.
Leave a Reply