How to build an ASIC that can adapt to many applications.
By exploiting Achronix Speedcore embedded FPGA (eFPGA) IP — IP proven in multiple ASIC designs for wireless, datacenter and high-performance computing (HPC) applications — designers of SoCs can now add logic programmability to their solution, resulting in a single ASIC that can adapt to many applications. While many system architects may already have strong ideas on how an eFPGA core could add value to their ASIC/SoC design even before having formulated a specific application, it may not be clear how to start an evaluation. Often the question foremost on a potential customer’s mind is “How can I assess Speedcore IP’s ability to solve my problem?”
Achronix refers to this pre-engagement stage as phase zero — an evaluation period where customers formulate application ideas and test them using tools and models. This paper presents a walk-through of phase zero, providing guidelines to customers who want to explore and refine ideas for employing a Speedcore eFPGA in their SoC.
To read more, click here.
Chips will cost more to design and manufacture even without pushing to the latest node, but that’s not the whole story.
Technology adds more granularity, but starting point for design shifts as architectures cope with greater volumes of data.
Semiconductor devices face many hazards before and after manufacturing that can cause them to fail prematurely.
GlobalFoundries’ decision to put 7nm on hold is raising concerns across the mil/aero industry.
Different perspectives and needs create friction as more advanced electronics are added into vehicles.
AI-enabled systems are being designed to process more data locally as device scaling benefits decline.
Interest in the open-source ISA marks a significant shift among chipmakers, but it will require continued industry support to be successful.
Foundry forms ASIC subsidiary as it focuses on 14nm/12nm and above.
Market overcrowding, more efficient manufacturing, and growing list of scaling issues create a challenging competitive landscape.
Chips will cost more to design and manufacture even without pushing to the latest node, but that’s not the whole story.
Using the Von Neumann architecture for artificial intelligence applications is inefficient. What will replace it?
At least 5 technologies are in the running, with 3D XPoint leading the pack.
Slowdown due to impact on timing, and dependencies between power, thermal and timing that may not be caught by signoff tools.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply