Hardware Implementation Of A Random Gumber Generator On A FPGA


A new research paper titled “FPGA Random Number Generator” was published by a researcher at Johns Hopkins University.

According to the paper’s abstract:
“This paper offers a proof-of-concept for creating a verilog-based hardware design that utilizes random measurement and scrambling algorithms to generate 32-bit random synchronously with a single clock cycle on a field-programmable-gate-array(FPGA).”

Find the technical paper here. Published August 2022.

Author: Jacob Hammond, Johns Hopkins University. arXiv:2209.04423v1

Leave a Reply

(Note: This name will be displayed publicly)