Twisted 2D transition metal dichalcogenides (TMDs) display room-temperature ferroelectricity.
Abstract
“Twisted heterostructures of two-dimensional crystals offer almost unlimited scope for the design of new metamaterials. Here we demonstrate a room temperature ferroelectric semiconductor that is assembled using mono- or few-layer MoS2. These van der Waals heterostructures feature broken inversion symmetry, which, together with the asymmetry of atomic arrangement at the interface of two 2D crystals, enables ferroelectric domains with alternating out-of-plane polarization arranged into a twist-controlled network. The last can be moved by applying out-of-plane electrical fields, as visualized in situ using channelling contrast electron microscopy. The observed interfacial charge transfer, movement of domain walls and their bending rigidity agree well with theoretical calculations. Furthermore, we demonstrate proof-of-principle field-effect transistors, where the channel resistance exhibits a pronounced hysteresis governed by pinning of ferroelectric domain walls. Our results show a potential avenue towards room temperature electronic and optoelectronic semiconductor devices with built-in ferroelectric memory functions.”
Find the open access technical paper link here. Published Feb 2022.
Weston, A., Castanon, E.G., Enaldiev, V. et al. Interfacial ferroelectricity in marginally twisted 2D semiconductors. Nat. Nanotechnol. (2022). https://doi.org/10.1038/s41565-022-01072-w
Increasing complexity, disaggregation, and continued feature shrinks add to problem; oversight is scant.
Academia, industry partnerships ramp to entice undergrads into hardware engineering.
Packaging and inspection companies draw funding; 124 startups raise over $2.3 billion.
Pitches continue to decrease, but new tooling and technologies are required.
Buried features and re-entrant geometries drive application-specific metrology solutions.
While terms often are used interchangeably, they are very different technologies with different challenges.
Technology and business issues mean it won’t replace EUV, but photonics, biotech and other markets provide plenty of room for growth.
Commercial chiplet marketplaces are still on the distant horizon, but companies are getting an early start with more limited partnerships.
Existing tools can be used for RISC-V, but they may not be the most effective or efficient. What else is needed?
How customization, complexity, and geopolitical tensions are upending the global status quo.
The industry is gaining ground in understanding how aging affects reliability, but more variables make it harder to fix.
Key pivot and innovation points in semiconductor manufacturing.
Tools become more specific for Si/SiGe stacks, 3D NAND, and bonded wafer pairs.
Leave a Reply