Twisted 2D transition metal dichalcogenides (TMDs) display room-temperature ferroelectricity.
Abstract
“Twisted heterostructures of two-dimensional crystals offer almost unlimited scope for the design of new metamaterials. Here we demonstrate a room temperature ferroelectric semiconductor that is assembled using mono- or few-layer MoS2. These van der Waals heterostructures feature broken inversion symmetry, which, together with the asymmetry of atomic arrangement at the interface of two 2D crystals, enables ferroelectric domains with alternating out-of-plane polarization arranged into a twist-controlled network. The last can be moved by applying out-of-plane electrical fields, as visualized in situ using channelling contrast electron microscopy. The observed interfacial charge transfer, movement of domain walls and their bending rigidity agree well with theoretical calculations. Furthermore, we demonstrate proof-of-principle field-effect transistors, where the channel resistance exhibits a pronounced hysteresis governed by pinning of ferroelectric domain walls. Our results show a potential avenue towards room temperature electronic and optoelectronic semiconductor devices with built-in ferroelectric memory functions.”
Find the open access technical paper link here. Published Feb 2022.
Weston, A., Castanon, E.G., Enaldiev, V. et al. Interfacial ferroelectricity in marginally twisted 2D semiconductors. Nat. Nanotechnol. (2022). https://doi.org/10.1038/s41565-022-01072-w
Disaggregation and the wind-down of Moore’s Law have changed everything.
Different interconnect standards and packaging options being readied for mass chiplet adoption.
Continued expansion in new and existing markets points to massive and sustained growth.
Aging equipment and rising demand are pushing up prices and slowing production.
Experts at the Table: Designing for context, and geopolitical impacts on a global supply chain.
Interest in this particular ISA is expanding, but the growth of other open-source hardware is less certain.
Nanosheets are likeliest option throughout this decade, with CFETs and other exotic structures possible after that.
Hybrid bonding opens up whole new level of performance in packaging, but it’s not the only improvement.
Why this is becoming a bigger issue, and what can be done to mitigate the effects.
Some 300mm tools are converted to 200mm; equipment prices and chip manufacturing costs are rising.
From low resistance vias to buried power rails, it takes multiple strategies to usher in 2nm chips.
Manufacturing 3D structures will require atomic-level control of what’s removed and what stays on a wafer.
Disaggregation and the wind-down of Moore’s Law have changed everything.
Leave a Reply