The Zeta-20 optical profiler provides a quick, non-destructive method for measuring the profile and depth of high aspect ratio trenches to characterize the lag effect of reactive ion etching (RIE).
The demand for accurate characterization of high aspect ratio geometries such as narrow gaps, deep trenches or deep holes arises in many technologies and industries. A variety of metrology techniques have been utilized to accommodate these needs. Among the candidates for this type of metrology, 3D optical profiling characterization is becoming more and more prevalent in process control. Due to its non-destructive measurement method and excellent data accuracy, optical profiling is especially advantageous for delicate samples.
In this application note, deep trenches of varying width were etched into silicon using reactive ion etching (RIE). RIE processes are widely used in industry, but the development of these processes can be highly complex. Critical dimensions, aspect ratio and position all impact the etch rate, which is core to process development. An example of how the RIE etch depth can vary as a function of feature dimension is illustrated in Figure 1. This phenomenon is called RIE lag or ARDE (aspect ratio dependent etching), and it occurs frequently in the microfabrication process.
Click here to read more.
100% inspection, more data, and traceability will reduce assembly defects plaguing automotive customer returns.
Engineers are finding ways to effectively thermally dissipate heat from complex modules.
Increased transistor density and utilization are creating memory performance issues.
Lots of unknowns will persist for decades across multiple market segments.
FPGAs, CPUs, and equipment receive funding in China; 98 startups raise over $2 billion.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
100% inspection, more data, and traceability will reduce assembly defects plaguing automotive customer returns.
From low resistance vias to buried power rails, it takes multiple strategies to usher in 2nm chips.
Some of the less common considerations for assessing the suitability of a system for high-performance workloads.
Manufacturing 3D structures will require atomic-level control of what’s removed and what stays on a wafer.
Different interconnect standards and packaging options being readied for mass chiplet adoption.
Engineers are finding ways to effectively thermally dissipate heat from complex modules.
Disaggregation and the wind-down of Moore’s Law have changed everything.
Leave a Reply