How to identify the root causes of transaction bugs.
SoC performance is a key competitive advantage in the marketplace. The choice and configuration of SoC components—protocol IP and interconnects, is geared towards maximizing overall SoC performance. A case in point is the use of HBM (High Bandwidth Memory) technology and controllers. Currently in its third generation, HBM boasts high-performance while using less power in a substantially smaller form factor than DDR. It is a JEDEC-defined standard and is integrated with an SoC using a fine-pitch interposer. HBM’s low speed-per-pin and input/output capacitance reduce power consumption and increase power efficiency. In order to ensure that the HBM IP is tuned to achieve the desired performance-power balance, both performance and power consumption need to be measured. Measuring performance entails complex design calculations such as bandwidth/transfer rate per instance/channel, latency for different commands, page-hit/miss scenarios, etc. Protocol performance analysis and debug tools like Verdi Performance Analyzer can help designers easily visualize these important performance metrics, and also set min. and max. constraints on each metric and have the tool automatically identify violations of these constraints. Through direct integration with Verdi Protocol Analyzer, root cause of the offending transactions can be quickly identified.
To read more, click here.
Steps are being taken to minimize problems, but they will take years to implement.
But that doesn’t mean it’s going to be mainstream anytime soon.
Companies are speeding ahead to identify the most production-worthy processes for 3D chip stacking.
New capacity planned for 2024, but production will depend on equipment availability.
Number of options is growing, but so is the list of tradeoffs.
Increased transistor density and utilization are creating memory performance issues.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
The industry reached an inflection point where analog is getting a fresh look, but digital will not cede ground readily.
100% inspection, more data, and traceability will reduce assembly defects plaguing automotive customer returns.
Engineers are finding ways to effectively thermally dissipate heat from complex modules.
Different interconnect standards and packaging options being readied for mass chiplet adoption.
Steps are being taken to minimize problems, but they will take years to implement.
Disaggregation and the wind-down of Moore’s Law have changed everything.