A tool for calculating heat generated by the Joule effect due to high currents.
By Melika Roshandell, Cadence
Design overview
Current density increases at the PCB/package level result in local temperature increases known as hotspots. In addition to highlighting the heat generated locally around and underneath certain components at the PCB or IC package level due to component power consumption, the Celsius Thermal Solver can calculate the heat generated by the Joule effect due to the high currents flowing through the copper from the voltage regulator to the sinks. These Celsius Thermal Solver capabilities are ideal for applications like DC/DC converter PCB designs, switch-mode power supply (SMPS) PCB designs, motor-controlling PCB designs, and other high-current automotive and industrial applications.
The Cadence Celsius Thermal Solver provides unique capabilities for package and PCB designers that enable thermal-aware performance optimization in the early stages of design. In addition to achieving unprecedented 10X speed without sacrificing accuracy, the software’s unique electrothermal co-simulation technology not only reduces package and PCB design cycles, but also uncovers potential thermal reliability and performance risks. This white paper demonstrates a high-current motor controlling PCB solution for the automotive industry that utilizes the Celsius Thermal Solver to optimize the PCB design, as well as the electrothermal co-simulation capability to uncover thermal issues in the leadframe package.
Click here to read more.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
Continued expansion in new and existing markets points to massive and sustained growth.
Experts at the Table: Designing for context, and geopolitical impacts on a global supply chain.
Funding rolls in for photonics and batteries; 88 startups raise $1.3B.
Why UCIe is so important for heterogeneous integration.
Interest in this particular ISA is expanding, but the growth of other open-source hardware is less certain.
Nanosheets are likeliest option throughout this decade, with CFETs and other exotic structures possible after that.
Hybrid bonding opens up whole new level of performance in packaging, but it’s not the only improvement.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
Why this is becoming a bigger issue, and what can be done to mitigate the effects.
From low resistance vias to buried power rails, it takes multiple strategies to usher in 2nm chips.
Manufacturing 3D structures will require atomic-level control of what’s removed and what stays on a wafer.
Disaggregation and the wind-down of Moore’s Law have changed everything.
Leave a Reply