Scoring patterns to identify problems and trends, and to make comparisons between different designs.
Topological pattern-based methods for analyzing IC physical design complexity and scoring resulting patterns to identify risky patterns have emerged as powerful tools for identifying important trends and comparing different designs. In this paper, previous work is extended to include analysis of layouts designed for the 7nm technology generation. A comparison of pattern complexity trends with respect to previous generations is made. In addition to identifying topological patterns that are unique to a particular design, novel techniques are proposed for scoring those patterns based on potential yield risk factors to find patterns that pose the highest risk.
To read more, click here.
Interest in the open-source ISA marks a significant shift among chipmakers, but it will require continued industry support to be successful.
Slowdown due to impact on timing, and dependencies between power, thermal and timing that may not be caught by signoff tools.
Access to source code makes it attractive for custom applications, but gaps remain in the tool flow and in software.
SoC bandwidth, integration expand as data centers use more FPGAs for machine learning.
Problems won’t derail next-gen litho, but could limit use and affect schedules.
AI-enabled systems are being designed to process more data locally as device scaling benefits decline.
Access to source code makes it attractive for custom applications, but gaps remain in the tool flow and in software.
Growing volume of data and limited improvements in performance create new opportunities for approaches that never got off the ground.
What happens when companies are combined? The outcome often isn’t as good as the announcement.
As complexity and device sizes rise, so does the need for an on-chip network.
Experts at the Table, part 1: Are we looking to solve the wrong problems? Where does parallelization work best and why.
Synopsys Co-CEO Aart de Geus explains why systemic complexity will be the next big challenge, and what that means for EDA and the chip industry.
IP reuse has reduced the urgency for a higher level of abstraction in complex system-level design, but that still could change.
 |
 |
 |
 |
 |
 |
 |
 |
 |
|
Leave a Reply