Techniques to reduce the requirements for test points without sacrificing coverage.
Design for manufacturing (DFM) has become a proactive part of the design process, but the same cannot be said for DFT. Whereas “left-shifting” DFM has reduced manufacturing problems, increased yield, reduced scrap levels, and simplified engineering rework, testability-related improvements have stayed flat during that same time. Unfortunately, as assembly costs have come down, and test-related costs have remained flat, in percentage terms, test is now a significant portion of modern electronics assembly costs.
This paper describes the many techniques that can be used to reduce the requirements for test points across a design without compromising coverage. To read more, click here.
Companies battle it out to get artificial intelligence to the edge using various chip architectures as their weapons of choice.
Bulk CMOS, FD-SOI and finFETs all on tap as big players vie for differentiation. But where will chipmakers go after 28nm?
Consortiums seek ways to ensure interoperability of hardened IP as way of cutting costs, time-to-market, but it’s not going to be easy.
No shortage of alternatives as materials, packaging and architectural options grow, and plenty of startups are jumping in.
Applied Materials circles market as demand for next-gen technology grows.
AI-enabled systems are being designed to process more data locally as device scaling benefits decline.
Semiconductor devices face many hazards before and after manufacturing that can cause them to fail prematurely.
Interest in the open-source ISA marks a significant shift among chipmakers, but it will require continued industry support to be successful.
Foundry forms ASIC subsidiary as it focuses on 14nm/12nm and above.
Market overcrowding, more efficient manufacturing, and growing list of scaling issues create a challenging competitive landscape.
Chips will cost more to design and manufacture even without pushing to the latest node, but that’s not the whole story.
At least 5 technologies are in the running, with 3D XPoint leading the pack.
Slowdown due to impact on timing, and dependencies between power, thermal and timing that may not be caught by signoff tools.
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply