Complexity involving interconnects is growing as the capacity of SoCs increases, and with that comes a growing verification challenge.
An interconnect, also referred to as a bus matrix or fabric, serves as the communication hub of multiple intellectual property (IP) cores inside a system on chip (SoC). As the capacity of today’s SoCs continues to increase dramatically, interconnect verification complexity also grows, considering the master/slave numbers, various protocols, different kinds of transactions, and multi-layered topology. The traditional ways of firing many direct tests, or applying a divide-and-conquer strategy, do not provide a holistic verification for SoC interconnects. A systematic approach must be adopted to tackle the challenge and make the process more efficient. In this paper, we discuss how we adopted Cadence Verification IP for AMBA Protocols and Cadence Interconnect Validator, an industry-leading tool for fabric verification. We convey how these tools helped us to improve verification efficiency, and we discuss a verification environment that we created with the Universal Verification Methodology (UVM).
To view this white paper, click here.
Foundry forms ASIC subsidiary as it focuses on 14nm/12nm and above.
Growing volume of data and limited improvements in performance create new opportunities for approaches that never got off the ground.
Why auto tech companies are so concerned about interactions with humans.
Company’s push into deep learning opens door to a variety of new architectures, including tiles, advanced packaging and more customized solutions.
Old solutions don’t necessarily work anymore, particularly at advanced nodes and ultra-low voltage.
Costs of developing a complex chip could run as high as $1.5B, while power/performance benefits are likely to decrease.
AI-enabled systems are being designed to process more data locally as device scaling benefits decline.
Lines blur as processors are added into traditional FPGAs, and programmability is added into ASICs.
Foundry forms ASIC subsidiary as it focuses on 14nm/12nm and above.
Technology has the potential to reshape processing everywhere, starting with limited scientific and commercial applications.
Market overcrowding, more efficient manufacturing, and growing list of scaling issues create a challenging competitive landscape.
Using the Von Neumann architecture for artificial intelligence applications is inefficient. What will replace it?
Experts at the Table, part 1: Why machine learning works in some cases and not in others.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply