Week In Review: Auto, Security, Pervasive Computing

By Susan Rambo - 06 Nov, 2020 - Comments: 0

Automotive Bosch licensed Arteris IP’s FlexNoC interconnect products for Bosch’s automotive chips. “Arteris IP provides the easiest and fastest means to assemble the complex chips we require while allowing us to implement innovative functional safety mechanisms within our designs,” said Oliver Wolst, senior vice president integrated circuits at Bosch. Mentor, a Siemens business, int... » read more

Is Hardware-Assisted Verification Avoidable?

By Brian Bailey - 29 Oct, 2020 - Comments: 1

Emulation is emerging as the tool of choice for complex and large designs, but companies that swap from simulation to emulation increasingly recognize this is not an easy transition. It requires money, time, and effort, and even then not everyone gets it right. Still, there are significant benefits to moving from simulation to emulation, providing these systems can be utilized efficiently en... » read more

Clarifying Language/Methodology Confusion

By Aldec - 28 Oct, 2020 - Comments: 0

Engineers working on modern, large FPGA designs face multiple challenges: changing languages, methodologies and tools implementing them. The fact that many designs now contain both hardware and software only add to the confusion. This document tries to clarify the situation. Click here to read more. » read more

Week In Review: Design, Low Power

By Jesse Allen - 23 Oct, 2020 - Comments: 0

M&A Microchip Technology acquired LegUp Computing, a provider of a high-level synthesis compiler that automatically generates high-performance FPGA hardware from software. The LegUp HLS tool will be used alongside Microchip’s VectorBlox Accelerator Software Design kit and VectorBlox Neural Networking IP generator to provide a complete front-end solution stack for C/C++ algorithm develope... » read more

Week In Review: Auto, Security, Pervasive Computing

By Susan Rambo - 23 Oct, 2020 - Comments: 0

Automotive, automation General Motors is planning a third electric-vehicle plant. The former Saturn factory will make first fully electric Cadillac, in the former Saturn assembly line. Tesla is allowing some customers to beta test its Full Self-Driving (FSD), according to The Verge. The company pushed the software update to some early access customers to do some real world beta test. Some o... » read more

RISC-V: Will There Be Other Open-Source Cores?

By Ed Sperling - 06 Oct, 2020 - Comments: 5

Part 3: Semiconductor Engineering sat down to discuss the business and technology landscape for RISC-V with Zdenek Prikryl, CTO of Codasip; Helena Handschuh, a Rambus Security Technologies fellow; Louie De Luna, director of marketing at Aldec; Shubhodeep Roy Choudhury, CEO of Valtrix Systems; and Bipul Talukdar, North America director of applications engineering at SmartDV. What follows are exc... » read more

RISC-V: What’s Missing And Who’s Competing

By Ed Sperling - 23 Sep, 2020 - Comments: 0

Part 2: Semiconductor Engineering sat down to discuss the business and technology landscape for RISC-V with Zdenek Prikryl, CTO of Codasip; Helena Handschuh, a Rambus Security Technologies fellow; Louie De Luna, director of marketing at Aldec; Shubhodeep Roy Choudhury, CEO of Valtrix Systems; and Bipul Talukdar, North America director of applications engineering at SmartDV. What follows are exc... » read more

Components For Open-Source Verification

By Brian Bailey - 02 Sep, 2020 - Comments: 2

Defining an open-source verification methodology is a lot more difficult than just developing an open-source simulator. This is the reality facing open-source hardware such as RISC-V. Some people may be asking for the corresponding open-source verification, but that is a much tougher problem — and it is not going to be solved in the short term. Part one examined the reasons why open-source... » read more

Logic Synthesis Basics For FPGA

By Sunil Sahoo - 27 Aug, 2020 - Comments: 0

In the early days of digital design, all circuits were designed manually. You would draw K-map, optimize the logic and draw the schematics. If you remember, we all did many logic optimization exercises back in college. It was time consuming and very error prone. This works fine for designs with a few hundred gates, but as the designs get larger and larger this became non-feasible. Design... » read more

Week In Review: Design, Low Power

By Jesse Allen - 07 Aug, 2020 - Comments: 0

M&A Goodix acquired Dream Chip Technologies. Shenzhen-based Goodix is known for fingerprint and other biometric sensors and authentication solutions, as well as Arm and RISC-V based MCUs. It is reportedly among the ten largest Chinese chipmakers, according to EqualOcean. Terms of the deal were not disclosed. Based in Garbsen, Germany, Dream Chip Technologies originally was founded in ... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: Aldec

Week In Review: Auto, Security, Pervasive Computing

Is Hardware-Assisted Verification Avoidable?

Clarifying Language/Methodology Confusion

Week In Review: Design, Low Power

Week In Review: Auto, Security, Pervasive Computing

RISC-V: Will There Be Other Open-Source Cores?

RISC-V: What’s Missing And Who’s Competing

Components For Open-Source Verification

Logic Synthesis Basics For FPGA

Week In Review: Design, Low Power