Predicting Hull Resistance Curve Using Marine CFD


In this user case, Marintek uses Fidelity Fine/Marine and Hexpress for resistance curve prediction of a planning hull and its validation against the model test cases. Team involved End User: Eloïse Croonenborghs, Research Scientist at MARINTEK, Maritime division, Trondheim, Norway Team Expert: Sverre Anders Alterskjær, Research Scientist at MARINTEK, Maritime division, Trondheim, Norway... » read more

Blog Review: April 5


Synopsys's Gordon Cooper argues that AI transformer models, initially developed for natural language processing such as translation and question answering, are starting to make inroads in the computer vision application landscape and changing the direction of deep-learning architectures. Siemens' Patrick Hope shows how to identify opportunities to optimize a PCB design through the creation o... » read more

Mechanical Challenges Rise With Heterogeneous Integration


Companies integrating multiple chips or chiplets into a package will need to address structural and other mechanical engineering issues, but gaps in the design tools, new materials and interconnect technologies, and a shortage of expertise are making it difficult to address those issues. Throughout most of the history of the semiconductors, few people outside of foundries worried about struc... » read more

Week In Review: Automotive, Security and Pervasive Computing


The Biden administration uncorked a fueling station locator tool to help consumers locate charging stations by fuel type, a plan to install 24,000 charging stations at federal facilities by next fiscal year, as well as other clean energy commitments. Source: Department of Energy: Alternative Fuels Data Center & Station Locator Europe is making progress on a plan that requires all ... » read more

Do Necessary Tools Exist For RISC-V Verification?


Semiconductor Engineering sat down to discuss the verification of RISC-V processors with Pete Hardee, group director for product management at Cadence; Mike Eftimakis, vice president for strategy and ecosystem at Codasip; Simon Davidmann, founder and CEO of Imperas Software; Sven Beyer, program manager for processor verification at Siemens EDA; Kiran Vittal, senior director of alliances partner... » read more

Options Widen For Optimizing IoT Designs


Creating a successful IoT design requires a deep understanding of the use cases, and a long list of tradeoffs among various components and technologies to provide the best solution at the right price point. Maximizing features and functions while minimizing costs is an ongoing balancing act, and the number of choices can be overwhelming. The menu includes SoC selection, OS and software proto... » read more

Blog Review: March 29


Siemens' Heather George suggests adopting a shift-left strategy for complex designs that integrate multiple dies into a package and examines the challenges and opportunities for performing comprehensive tests on 2.5D and 3D IC designs. Synopsys' Shekhar Kapoor notes that when considering whether a system will perform as intended, techniques that work well for monolithic SoCs may not be as we... » read more

Chip Industry’s Technical Paper Roundup: Mar. 28


New technical papers recently added to Semiconductor Engineering’s library: [table id=89 /] If you have research papers you are trying to promote, we will review them to see if they are a good fit for our global audience. At a minimum, papers need to be well researched and documented, relevant to the semiconductor ecosystem, and free of marketing bias. There is no cost involved for us p... » read more

AI Becoming More Prominent In Chip Design


Semiconductor Engineering sat down to talk about the role of AI in managing data and improving designs, and its growing role in pathfinding and preventing silent data corruption, with Michael Jackson, corporate vice president for R&D at Cadence; Joel Sumner, vice president of semiconductor and electronics engineering at National Instruments; Grace Yu, product and engineering manager at Meta... » read more

3D-IC: Operator Learning Framework For Ultra-Fast 3D Chip Thermal Prediction Under Multiple Chip Design Configurations


A new technical paper titled "DeepOHeat: Operator Learning-based Ultra-fast Thermal Simulation in 3D-IC Design" was published (preprint) by researchers at UCSB and Cadence. Abstract "Thermal issue is a major concern in 3D integrated circuit (IC) design. Thermal optimization of 3D IC often requires massive expensive PDE simulations. Neural network-based thermal prediction models can perform ... » read more

← Older posts Newer posts →