IP’s Growing Impact On Yield And Reliability

By Ann Mutschler - 04 Sep, 2019 - Comments: 0

Chipmakers are finding it increasingly difficult to achieve first-pass silicon with design IP sourced internally and from different IP providers, and especially with configurable IP. Utilizing poorly qualified IP and waiting for issues to appear during the design-to-verification phase just before tape-out can pose high risks for design houses and foundries alike in terms of cost and time to... » read more

Siemens-Mentor Deal Retrospective

By Ed Sperling - 21 Aug, 2019 - Comments: 1

Tony Hemmelgarn, president and CEO of Siemens PLM Software and CEO of Mentor, a Siemens Business, sat down with Semiconductor Engineering to talk about the acquisition of Mentor Graphics, the shift toward more customized design, and where AI fits into the design picture. SE: How does a company like Siemens see the EDA industry evolving? Hemmelgarn: Part of the reason we bought Mentor Grap... » read more

Power Modeling Standard Released

By Brian Bailey - 14 Aug, 2019 - Comments: 0

Power is becoming a more important aspect of semiconductor design, but without an industry standard for power models, adoption is likely to be slow and fragmented. That is why Si2 and the IEEE decided to do something about it. Back in 2014, the IEEE expanded its interest in power standards with the creation of two new groups IEEE P2415 - Standard for Unified Hardware Abstraction and Layer fo... » read more

More Semiconductor Data Moving To Cloud

By Ed Sperling - 06 Aug, 2019 - Comments: 0

The cloud is booming. After years of steady growth it has begun to spike, creating new options for design, test, analytics and AI, all of which have an impact on every segment of the semiconductor industry. The initial idea behind the cloud is that it would supplement processing done on premises, adding extra processing power wherever necessary, such as in the verification and debug stages o... » read more

Taking EDA To The Cloud

By Omar El-Sewefy - 25 Jul, 2019 - Comments: 0

By now, virtually everyone knows about the “cloud”—that amorphous delivery of computing services over the Internet. Servers, storage, databases, networking, software, analytics, intelligence, and more are all on offer. Clouds may be private and limited to a single organization (enterprise clouds), be available to many organizations (public cloud), or a combination of both (hybrid cloud). ... » read more

From Constraints to Tape-Out: Towards A Continuous AMS Design Flow

By Fraunhofer IIS/EAS - 15 Jul, 2019 - Comments: 0

The effort in designing analog/mixed-signal (AMS) integrated circuits is characterized by the largely manual work involved in the design of analog cells and their integration into the overall circuit. This inequality in effort between analog and digital cells increases with the use of modern, more complex technology nodes. To mitigate this problem, this paper presents four methods to improve ex... » read more

EDA, IP Grow 16.3%

By Ed Sperling - 08 Jul, 2019 - Comments: 0

EDA and IP revenue rebounded in Q1, with all geographies reporting increases, according to the ESD Alliance Market Statistics Service. Total revenue increased to 16.3% to $2.606 billion, up from $2.241 billion in the same period in 2018. The global numbers do not reflect the impact of a trade war between the United States and China, which occurred in Q2, but they do point to a significant re... » read more

Test Chips Play Larger Role At Advanced Nodes

By Ann Mutschler - 27 Jun, 2019 - Comments: 0

Test chips are becoming more widespread and more complex at advanced process nodes as design teams utilize early silicon to diagnose problems prior to production. But this approach also is spurring questions about whether this approach is viable at 7nm and 5nm, due to the rising cost of prototyping advanced technology, such as mask tooling and wafer costs. Semiconductor designers have long b... » read more

Verification In The Cloud

By Ed Sperling - 27 Jun, 2019 - Comments: 0

Christen Decoin, senior director of business development at Synopsys, talks with Semiconductor Engineering about what’s changed for EDA in the cloud, why it has taken so long, and what new benefits the cloud will offer. Rules have changed at foundries, and the customer base for designs is evolving. » read more

Will Open-Source EDA Work?

By Kevin Fogarty - 26 Jun, 2019 - Comments: 4

Open-source EDA is back on the semiconductor industry's agenda, spurred by growing interest in open-source hardware. But whether the industry embraces the idea with enough enthusiasm to make it successful is not clear yet. One of the key sponsors of this effort is the U.S. Defense Advanced Research Projects Agency (DARPA), which is spearheading a number of programs to lower the cost of chip ... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

New AI Processors Architectures Balance Speed With Efficiency

Hot Chips 24: Large language models ratchet up pressure for sustainable computing and heterogeneous integration; data management becomes key differentiator.