Hybrid Verification: The Only Way Forward

By Brian Bailey - 20 Nov, 2014 - Comments: 0

Semiconductor Engineering sat down to discuss the state of the industry for [getkc id="10" kc_name=" functional verification"]. The inability of RTL [getkc id="11" kc_name="simulation"] to keep up with verification needs is causing rapid change in the industry. Taking part in the discussion are Harry Foster, chief scientist at [getentity id="22017" e_name="Mentor Graphics"]; Janick Bergeron, fe... » read more

The Next Big Shift In Verification

By Frank Schirrmeister - 20 Nov, 2014 - Comments: 1

We are coming to the end of the year—have you started your Christmas shopping list yet? For us bloggers, it is time for predictions about what the next year will bring in EDA technology. Three core trends will shape 2015—even more closely connected verification engines, innovations in hardware-assisted development, and software as a driver for verification. All three core trends are r... » read more

Keeping Up With The Productivity Challenge

By Brian Bailey - 06 Nov, 2014 - Comments: 3

Until recently, EDA software rode the coattails of increasing processor performance as part of its drive to continue providing faster and more powerful development software to the people designing, among other things, the next generation of faster processors. It was a fortuitous ring. Around the turn of the century, with the migration to multi-core computing systems, all of that changed. In ord... » read more

A Dream For The Future Of Real System-Level Design Validation

By Guilhem Depelley - 29 Oct, 2014 - Comments: 1

"I have a dream…that one day…all SoCs will be free…of bugs and verifying them will be a walk in the park. I have a dream…that one day…all software engineers will be able to validate their software on pre-silicon hardware at the speed of light, delivering fully functional embedded software “before-on-time” for tape-out. I have a dream today…Well, if not today, how about first ... » read more

Blog Review: Oct. 29

By Ed Sperling - 29 Oct, 2014 - Comments: 0

Ansys' Bill Vandermark uncovers the top engineering articles for the week. Check out the tractor beam in Australia that can push and pull objects and Naim's soundbar that may act like a gateway drug to bankruptcy. It may sound counterintuitive, but ARM's Jakub Lamik draws a direct link between bandwidth consumption and power consumption and explains that's the case. Samsung's Farhad Tab... » read more

Legal Battlefield In Emulation

By Brian Bailey - 23 Oct, 2014 - Comments: 1

Given the rate of research and development within the EDA industry, you might expect it to be a highly litigious industry, but apart from theft claims, there have not been that many law suits brought to bear – except in the area of [getkc id="30" comment="emulation"]. Emulation has, since its early days in the early 1990s, always been a legal battlefield, and the hostilities continue to this ... » read more

When To Use Simulation, When To Use Emulation

By Mentor, a Siemens Business - 22 Oct, 2014 - Comments: 0

Should you emulate or simulate? In this brief historical review, Dr. Lauro Rizzatti compares the two and reveals when to use which and explains why only emulation can verify embedded SW in an SoC design. To read more, click here. » read more

High-Level Gaps Emerge

By Ann Mutschler - 15 Oct, 2014 - Comments: 0

Semiconductor Engineering sat down to discuss the attributes of a high-level, front-end design flow with Bernard Murphy, CTO at [getentity id="22026" e_name="Atrenta"]; Leah Clark, associate technical director for digital video technology at Broadcom; Phil Bishop, vice president of the system level design system & verification group at [getentity id="22032" e_name="Cadence"]; and Jon McDon... » read more

The Week In Review: Design

By Ed Sperling - 26 Sep, 2014 - Comments: 0

Tools Synopsys rolled out a hybrid verification platform, which it said can shave months off design time. The platform acts like a bridge between emulation, FPGA prototyping, simulation, static and formal verification and debug. Mentor Graphics uncorked a new version of its embedded hypervisor, which includes better system configuration, debugging and hardware support. The hypervisor is aim... » read more

How To Cut Verification Costs For IoT

By Brian Bailey - 25 Sep, 2014 - Comments: 0

Cost is one of the main factors limiting proliferation of the [getkc id="76" comment="Internet of Things"] (IoT), and when looking at the design and [getkc id="10" kc_name="Verification"] methodologies in place today, verification is a prime candidate for closer inspection. For today’s complex [getkc id="81" kc_name="SoCs"], the cost of verification has been rising faster than design and it h... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: emulation