tag: IP

One PHY Does Not Fit All
By Rita Horner - 14 May, 2015 - Comments: 0

Consumers expect their battery-operated mobile devices to be faster, smaller and more reliable while providing greater functionality at a reduced cost. Most of all, consumers demand longer battery life and 24/7 access to data. To meet these demands, consumer system-on-a-chip (SoC) designers must make tradeoffs between features, performance, power and cost. Enterprise SoC designers have their... » read more

Virtualizing Cloud Computing With Optimized IP For NFV SoCs
By Synopsys - 13 May, 2015 - Comments: 0

The growth in Internet traffic is impacting how cloud and carrier data center operators design their compute and data networking architectures. To meet the application demands for scale-out servers and networks, designers are implementing virtual environments such as Network Function Virtualization (NFV) to achieve higher efficiency and lower the cost and time of deploying the new applications.... » read more

A Comparison Of Embedded Non-Volatile Memory Technologies And Their Applications
By Kilopass - 07 May, 2015 - Comments: 0

With complexity of SOCs growing and time to market cycles shortening, designers need to have an arsenal of tricks to deliver highly differentiated products to market quickly. The arsenal may include SystemC, EDA tools to achieve a faster timing closure, and IP from high speed I/Os to memories. The most pervasive memory IPs are SRAM and ROM. Less pervasive memory IPs include non-volatile memory ... » read more

IP Market Shifts Direction
By Ed Sperling - 07 May, 2015 - Comments: 0

Semiconductor Engineering sat down to discuss intellectual property changes and challenges with Patrick Soheili, vice president of product management and corporate development at [getentity id="22242" e_name="eSilicon"]; Navraj Nandra, senior director of marketing for DesignWare analog and MSIP at [getentity id="22035" e_name="Synopsys"]; Kurt Shuler, vice president of marketing at [getentity i... » read more

How Semiconductor IP Became Critical To SoC Design
By Kilopass - 07 May, 2015 - Comments: 0

By Mark Templeton In 1991, I had the good fortune to be a member of the founding team of Artisan Components. We started the company believing that demand was about to appear for semiconductor intellectual property. We had a few data points. We knew that before a company could start a new chip project, they first had to design and verify all kinds of generic building blocks – things like ... » read more

Week 47: The Yin And Yang of DAC
By Anne Cirkel - 01 May, 2015 - Comments: 0

In one of my early blog posts I explained that DAC is owned by three non-profit societies: ACM, IEEE/CEDA and EDAC. While the executive committee right now is working on a successful 52nd DAC, planning for future events has already started. Future locations are usually booked years in advance as most of convention center and hotel contracts are signed at least 18 months out. The financial liabi... » read more

Problems Ahead For EDA
By Brian Bailey - 27 Apr, 2015 - Comments: 0

You may have discovered that the Semiconductor Engineering Knowledge Center (KC) provides various ways in which data can be viewed. One way is to see what events happened in a given year. During the 1990s, company activity in terms of new startups and acquisitions reached a peak, and in 1997 there were at least 29 startups that the KC contains and 25 companies acquired (let us know if there wer... » read more

What Not To Verify
By Ann Mutschler - 23 Apr, 2015 - Comments: 0

It is well understood that [getkc id="10" kc_name="verification"] is all about mitigating and managing risk, and success here begins with a good verification planning process. During the planning process, the project team creates a list of specific design functions and use cases that must be verified—and they identify the technique used to verify each specific item on the list. That list c... » read more

What EDA’s Big 3 Think Now
By Ed Sperling - 23 Apr, 2015 - Comments: 0

In the past two months the CEOs of Cadence, Synopsys and Mentor Graphics delivered their annual high-level messages to their respective user groups. Semiconductor Engineering attended all of the speeches at these conferences, as it did in 2014 (see story here). From a high level, the big issues for CEOs last year were Moore's Law, the costs of design, the impact of low power, and business-... » read more

Is Art Acceptable In Verification?
By Brian Bailey - 23 Apr, 2015 - Comments: 0

The industry appears to have accepted that [getkc id="10" kc_name="verification"] involves art as well as science. This is usually based on one of three reasons, namely: the problem is large and complex; there is a lack of understanding and tools that enable it to be automated; and if it could be made a science, all of the jobs would have migrated offshore. Today, designs are built from pre-... » read more

← Older posts Newer posts →

  • Sponsors

About

Navigation

Connect With Us

Copyright ©2013-2025 SMG   |  Terms of Service  |  Privacy Policy