Integrated safe/non-safe functionality is possible in a single device. Here’s a route to achieving readily IEC/ISO safety certification.
This white paper introduces key dependability aspects for industrial and automotive customers who are designing and developing programmable electronic equipment for safety applications using Xilinx FPGA and SoC devices. The main focus of this white paper is to explain how to create solutions with highly integrated, high-performance certifiable systems that target IEC 61508 / ISO 26262 norms. The goal is to achieve reduced risk, improved compliance, decreased certification time, and lower system cost.
The designer is guided through:
• The key dependable attributes of a safety design
• How to use Xilinx technologies and methodologies to solve fundamental challenges relating to the design of safety systems Definition, partitioning, and verification procedures, carefully developed by Xilinx over the past decade, are described in detail. Employing these proven tools and processes results in safety block design elements that are certifiable as Functionally Safe.
This white paper shows how Xilinx quality and reliability data, published regularly for decades, is the cornerstone of the quantification of a safety design, including FIT rates and upset mitigation. Applying the All Programmable nature of Xilinx devices allows creation of architectures and functions tailored to meet dependability goals and requirements.
With the Xilinx development tool chain and Isolation Design Flow (IDF) methodology, designs benefit from the implementation of diverse channels and channel redundancy, the reduction of common cause failures, and mitigation of random errors, resulting in unmatched system security and dependability.
Click here to read more.
Gate-all-around FETs will replace finFETs, but the transition will be costly and difficult.
The backbone of computing architecture for 75 years is being supplanted by more efficient, less general compute architectures.
The semiconductor industry will look and behave differently this year, and not just because of the pandemic.
SRC’s new CEO sheds some light on next-gen projects involving everything from chiplets to hyperdimensional computing and mixed reality.
More than $1.5B in funding for 26 startups; December was a big month for AI hardware.
Taiwan and Korea are in the lead, and China could follow.
Gate-all-around FETs will replace finFETs, but the transition will be costly and difficult.
An upbeat industry at the start of the year met one of its biggest challenges, but instead of being a headwind, it quickly turned into a tailwind.
New data suggests that more chips are being forced to respin due to analog issues.
The backbone of computing architecture for 75 years is being supplanted by more efficient, less general compute architectures.
New horizontal technologies and vertical markets are fueling the opportunities for massive innovation throughout an expanding ecosystem.
Rising costs, complexity, and fuzzy delivery schedules are casting a cloud over next-gen lithography.
Experts at the Table: The current state of open-source tools, and what the RISC-V landscape will look like by 2025.
Necessary cookies are absolutely essential for the website to function properly. This category only includes cookies that ensures basic functionalities and security features of the website. These cookies do not store any personal information.
Any cookies that may not be particularly necessary for the website to function and is used specifically to collect user personal data via analytics, ads, other embedded contents are termed as non-necessary cookies. It is mandatory to procure user consent prior to running these cookies on your website.
Leave a Reply