A Safety Island For Safe Use of HPC Devices For Safety-Critical Systems with RISC-V


A technical paper titled “Envisioning a Safety Island to Enable HPC Devices in Safety-Critical Domains” was published by researchers at Barcelona Supercomputing Center and Intel.


“HPC (High Performance Computing) devices increasingly become the only alternative to deliver the performance needed in safety-critical autonomous systems (e.g., autonomous cars, unmanned planes) due to deploying large and powerful multicores along with accelerators such as GPUs. However, the support that those HPC devices offer to realize safety-critical systems on top is heterogeneous. Safety islands have been devised to be coupled to HPC devices and complement them to meet the safety requirements of an increased set of applications, yet the variety of concepts and realizations is large. This paper presents our own concept of a safety island with two goals in mind: (1) offering a wide set of features to enable the broadest set of safety applications for each HPC device, and (2) being realized with open source components based on RISC-V ISA to ease its use and adoption. In particular, we present our safety island concept, the key features we foresee it should include, and its potential application beyond safety.”

Find the technical paper here. Published July 2023 (preprint).

Abella, Jaume, Francisco J. Cazorla, Sergi Alcaide, Michael Paulitsch, Yang Peng, and Inês Pinto Gouveia. “Envisioning a Safety Island to Enable HPC Devices in Safety-Critical Domains.” arXiv preprint arXiv:2307.11940 (2023).

Related Reading
Mission-Critical Devices Drive System-Level Test Expansion
SLT walks a fine line between preventing more failures and rising test costs.
Is RISC-V Ready For Supercomputing?
The industry seems to think it is a real goal for the open instruction set architecture.


Leave a Reply

(Note: This name will be displayed publicly)