Design platforms that provide seamlessly integrated EM and multiphysics/thermal simulation with the capacity to solve large-scale design and integration problems across IC, package, and board, to address advanced system integration.
With the move toward higher frequencies and component densities, RF/mixed signal PCB systems and heterogeneous system-in-package (SiP) technologies are increasingly susceptible to delayed product development turnaround times that threaten delivery schedules. These delays often occur late in development during integration when components that met the design specifications fail to achieve the required system performance collectively. Systems are especially at risk in cases where higher levels of integration, shrinking system footprints, and the move to higher frequencies lead to increased electromagnetic (EM) coupling, as well as electrothermal concerns resulting from the power dissipation of densely packed electronics.
This paper overviews the Cadence design platforms that address this growing problem by providing seamlessly integrated EM and multiphysics/thermal simulation with the capacity to solve large-scale design and integration problems across IC, package, and board, to address advanced system integration. In addition, groundbreaking cross-platform interoperability between the Cadence® AWR Design Environment® platform for RF/microwave design, the industry-leading Virtuoso® design platform for RFIC/SiP design, and the Allegro® platform for PCB and IC package design supports RF to millimeter-wave (mmWave) intellectual property (RF IP) integration across heterogeneous technologies.
Author: David Vye
Click here to read more.
Disaggregation and the wind-down of Moore’s Law have changed everything.
Different interconnect standards and packaging options being readied for mass chiplet adoption.
Continued expansion in new and existing markets points to massive and sustained growth.
Aging equipment and rising demand are pushing up prices and slowing production.
Experts at the Table: Designing for context, and geopolitical impacts on a global supply chain.
Interest in this particular ISA is expanding, but the growth of other open-source hardware is less certain.
Nanosheets are likeliest option throughout this decade, with CFETs and other exotic structures possible after that.
Hybrid bonding opens up whole new level of performance in packaging, but it’s not the only improvement.
Why this is becoming a bigger issue, and what can be done to mitigate the effects.
Some 300mm tools are converted to 200mm; equipment prices and chip manufacturing costs are rising.
From low resistance vias to buried power rails, it takes multiple strategies to usher in 2nm chips.
Manufacturing 3D structures will require atomic-level control of what’s removed and what stays on a wafer.
Disaggregation and the wind-down of Moore’s Law have changed everything.
Leave a Reply