A new technical paper titled “A Holistic Evaluation of Buried Power Rails and Back-Side Power for Sub-5 nm Technology Nodes” is presented by researchers at UT Austin, Arm Research, and imec.
Find the technical paper here. Published July 2022.
S. S. T. Nibhanupudi et al., “A Holistic Evaluation of Buried Power Rails and Back-Side Power for Sub-5 nm Technology Nodes,” in IEEE Transactions on Electron Devices, vol. 69, no. 8, pp. 4453-4459, Aug. 2022, doi: 10.1109/TED.2022.3186657.
Related Reading
Extending Copper Interconnects To 2nm
From low resistance vias to buried power rails, it takes multiple strategies to usher in 2nm chips.
Wrestling With Analog At 3nm
A fabrication technology that does not provide adequate analog design capabilities is not a commercially viable process. But how good does it have to be?
Inside Intel’s Ambitious Roadmap
Five process nodes in four years, high-NA EUV, 3D-ICs, chiplets, hybrid bonding, and more.
Breaking The 2nm Barrier
New interconnects and processes will be required to reach the next process nodes.
Leave a Reply