New paper technical titled “Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture” led by researchers at ETH Zurich.
Researchers provide a comprehensive analysis of the first publicly-available real-world PIM architecture, UPMEM, and introduce PrIM (Processing-In-Memory benchmarks), a benchmark suite of 16 workloads from different application domains (e.g., dense/sparse linear algebra, databases, data analytics, graph processing, neural networks, bioinformatics, image processing).
Find the technical paper here (arXiv) or here (IEEE Xplore). PrIM benchmarks here. SAFARI Live Seminar here.
arXiv:2105.03814v7
J. Gómez-Luna, I. E. Hajj, I. Fernandez, C. Giannoula, G. F. Oliveira and O. Mutlu, “Benchmarking a New Paradigm: Experimental Analysis and Characterization of a Real Processing-in-Memory System,” in IEEE Access, vol. 10, pp. 52565-52608, 2022, doi: 10.1109/ACCESS.2022.3174101.
Visit Semiconductor Engineering’s Technical Paper library here and discover many more chip industry academic papers.
100% inspection, more data, and traceability will reduce assembly defects plaguing automotive customer returns.
Engineers are finding ways to effectively thermally dissipate heat from complex modules.
Increased transistor density and utilization are creating memory performance issues.
Lots of unknowns will persist for decades across multiple market segments.
FPGAs, CPUs, and equipment receive funding in China; 98 startups raise over $2 billion.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
100% inspection, more data, and traceability will reduce assembly defects plaguing automotive customer returns.
From low resistance vias to buried power rails, it takes multiple strategies to usher in 2nm chips.
Some of the less common considerations for assessing the suitability of a system for high-performance workloads.
Manufacturing 3D structures will require atomic-level control of what’s removed and what stays on a wafer.
Different interconnect standards and packaging options being readied for mass chiplet adoption.
Engineers are finding ways to effectively thermally dissipate heat from complex modules.
Disaggregation and the wind-down of Moore’s Law have changed everything.
Leave a Reply