Researchers help “hardware developers identify vulnerability against power side-channel attacks without additional HW and SW setups to measure side-channel leakages.”
New research paper by a team of researchers from FICS Research Institute titled “PQC-SEP: Power Side-Channel Evaluation Platform for Post-Quantum Cryptography Algorithms.”
Abstract
“Research in post-quantum cryptography (PQC) aims to develop cryptographic algorithms that can withstand classical and quantum attacks. The recent advance in the PQC field has gradually switched from the theory to the implementation of cryptographic algorithms on hardware platforms. In addition, the PQC standardization process of the National Institute of Standards and Technology (NIST) is currently in its third round. It specifies ease of protection against side-channel analysis (SCA) as an essential selection criterion. Following this trend, in this paper, we evaluate side-channel leakages of existing PQC implementations using PQC-SEP, a completely automated side-channel evaluation platform at both pre-and post-silicon levels. It automatically estimates the amount of side-channel leakage in the power profile of a PQC design at early design stages, i.e., RTL, gate level, and physical layout level. It also efficiently validates side-channel leakages at the post-silicon level against artificial intelligence (AI) based SCA models and traditional SCA models. Further, we delineate challenges and approaches for future research directions.”
Find the technical paper here.
Source: FICS Research.
Jungmin Park, N. Nalla Anandakumar, Dipayan Saha, Dhwani Mehta, Nitin Pundir, Fahim Rahman, Farimah Farahmandi, Mark M. Tehranipoor.
Visit Semiconductor Engineering’s Technical Paper library here and discover many more chip industry academic papers.Security papers can be found here.
Leave a Reply