Improving The Retention Characteristics Of 3D NAND Flash Memories


A technical paper titled “3D NAND Flash Memory Cell Current and Interference Characteristics Improvement With Multiple Dielectric Spacer” was published by researchers at Myongji University, Soongsil University, and Seoul National University.


“To achieve high density, the spacer length of three dimensional (3D) NAND device has been scaled down. When the program/erase cycle repeats, problems such as electrons accumulation in the inter-cell region are occurred. To solve this problem, a method of replacing the spacer region material of 3D NAND device with a low-k materials has been proposed. In 3D NAND, carrier’s lateral spreading occurs since all cells in the string share a same trap layer. In this work, we observed the change of cell current (Icell) and interference characteristic after retention time on various dielectric constant of spacer region conditions. These two factors exhibit a trade-off characteristic. In this paper, we suggested the appropriate range of dielectric constant value. Based on this observation, we have proposed a suitable range of dielectric constants and suggested the Si3N4/ Air / Si3N4(N/A/N) multiple dielectric spacer structure to improve both Icell and interference characteristics. In addition, performance improvement can be obtained through high-k / low-k / high-k multiple dielectric spacer structure. Improving the retention characteristics of 3D NAND flash memories through the proposed structure will contribute to improving the reliability of memory devices.”

Find the technical paper here. Published October 2023.

Y. -J. Oh, I. Lee, Y. Suh, D. Kang and I. H. Cho, “3D NAND Flash Memory Cell Current and Interference Characteristics Improvement With Multiple Dielectric Spacer,” in IEEE Access, vol. 11, pp. 113704-113711, 2023, doi: 10.1109/ACCESS.2023.3323880.

Related Reading
Process Innovations Enabling Next-Gen SoCs And Memories
A look at the architectures, tooling, and materials that make 3D NANDs, advanced DRAM, and 5nm SoCs possible.
How Metrology Tools Stack Up In 3D NAND Devices
Buried features and re-entrant geometries drive application-specific metrology solutions.

Leave a Reply

(Note: This name will be displayed publicly)