Further improvement is progressing to satisfy the request of tighter overlay requirement of the future semiconductor device manufacturing. Reduction in intrafield higher-order error is needed.
Abstract:
Nanoimprint lithography (NIL) is a promising technique for fine-patterning with a lower cost than other lithography techniques such as EUV or immersion with multi-patterning. NIL has the potential of “single” patterning for both line patterns and hole patterns with a half-pitch of less than 20nm. NIL tools for semiconductor manufacturing employ die- by-die alignment system with moiré fringe detection which gives alignment measurement accuracy of below 1nm.
In this paper we describe the evaluation results of NIL the overlay performance using an up-to-date NIL tool for 300mm wafer. We show the progress of both “NIL-to-NIL” and “NIL-to-optical tool” distortion matching techniques. From these analyses based on actual NIL overlay data, we discuss the possibility of NIL overlay evolution to realize an on- product overlay accuracy to 3nm and beyond.
View this technical paper here. Published 06/2017.
Fukuhara, K., Suzuki, M., Mitsuyasu, M., Kono, T., Nakasugi, T., Lim, Y., & Jung, W. (2017, June 8). Overlay control for nanoimprint lithography – Canon Global.
Less precision equals lower power, but standards are required to make this work.
New applications require a deep understanding of the tradeoffs for different types of DRAM.
Ensuring that your product contains the best RISC-V processor core is not an easy decision, and current tools are not up to the task.
What is it, why is it important, and why now?
It’s possible for FPGAs to be small, low power, and cost-effective.
How prepared the EDA community is to address upcoming challenges isn’t clear.
Advanced etch holds key to nanosheet FETs; evolutionary path for future nodes.
Details on more than $500B in new investments by nearly 50 companies; what’s behind the expansion frenzy, why now, and challenges ahead.
From specific design team skills, to organizational and economic impacts, the move to bespoke silicon is shaking things up.
Less precision equals lower power, but standards are required to make this work.
New memory approaches and challenges in scaling CMOS point to radical changes — and potentially huge improvements — in semiconductor designs.
Open-source processor cores are beginning to show up in heterogeneous SoCs and packages.
Open source by itself doesn’t guarantee security. It still comes down to the fundamentals of design.
Leave a Reply