What’s Wrong With Power Signoff


Reducing power has emerged as the most pressing issue in the history of technology. On one hand, it’s the biggest opportunity the electronics industry has ever seen. On the other, the abuse of cheap power has been linked to global warming, human catastrophe, and geopolitical strife. In all cases, the semiconductor increasingly finds itself at the vortex of all of this, and making chips more e... » read more

Internet of Things Design Considerations For Embedded Connected Devices


Embedded connectivity has been around since the early days of M2M. But what is new are the many complexities and emerging standards embedded system developers need to know if they are to design the latest IoT device. This paper delves into many of the key considerations developers need to know and discusses the critical areas of IoT security and connectivity along with the importance of a prove... » read more

Blog Review: June 11


eSilicon’s Jack Harding says that EDA and semiconductors need to focus heavily on recruiting the next generation of brilliant engineers. This technology is cool, and even better it makes all the other cool technology work. It’s time to remind the rest of the world. Cadence’s Brian Fuller distills a panel discussion at DAC on computer vision—the sensors that enable driverless cars, a... » read more

Test Challenges Grow


Semiconductor Engineering sat down to discuss current and future test challenges with Dave Armstrong, director of business development at Advantest; Steve Pateras, product marketing director for Silicon Test Solutions at Mentor Graphics; Robert Ruiz, senior product marketing manager at Synopsys; Mike Slessor, president of FormFactor; and Dan Glotter, chief executive of Optimal+. SE: In our l... » read more

The Week In Review: Design


Tools Mentor Graphics rolled out embedded Linux software for AMD’s x86 G-series SoCs, code-named Steppe Eagle and its Crowned Eagle CPUs. Ansys-Apache and TowerJazz have created a power noise and reliability signoff design kit, including reference flow guidelines, test case examples and flow setup guidance. Synopsys updated its verification portfolio with static and formal tools for CD... » read more

Blog Review: June 4


Sonics' Drew Wingard looks at the challenges of IP integration, from standards to re-use to the need for intelligence on the network. Given the focus on IP integration, as well as the myriad challenges, this is very timely information. ARM's Karthik Ranjan has an interesting theory about why Java developers wear glasses. Ansys' Justin Nescott unearths the five most interesting engineering... » read more

Opening Salvo At DAC


As always, DAC starts with a view of the state of the industry from Gary Smith and this year, Smith's view was a little different from previous years. For DAC 51, Smith no longer spoke of ESL as being the key to the future. In fact, he conceded that he may have been off a few years or a couple of decades on that one, but in the end he was right. This year his main message seemed to be that k... » read more

The Week In Review: Design


M&A ARM said it is acquiring Duolog Technologies, a player in design configuration and integration technology for the semiconductor industry. ARM said this will expand its position for deploying complex system IP including debug and trace IP. Terms of the deal have not been disclosed. Tools and IP ARM’s Cortex A9 core is at the heart of a new secure processor from Broadcom aimed at endpo... » read more

New Uses For Emulation


Semiconductor Engineering sat down to discuss the changing emulation landscape with Jim Kenney, director of marketing for emulation at Mentor Graphics; Tom Borgstrom, director of the verification group at Synopsys; Frank Schirrmeister, group director of product marketing for the System Development Suite at Cadence; Gary Smith, chief analyst at Gary Smith EDA; and Lauro Rizzatti, a verification ... » read more

Easing The Path To Evolution


On the surface, revolutionary changes in EDA seem unlikely due to the risk of replacing costly tools, flows and methodologies. But are they really? The answer depends on whom you ask. For Part One, click here. Risk is a big part of the equation here. “There are always pioneers in an organization and what you need to do is find someone who is willing to take some risk and typically it’s o... » read more

← Older posts Newer posts →