Traceability Matrices: Headache Or Real Value?

By Janusz Kitel - 24 Aug, 2017 - Comments: 0

Traceability is becoming increasingly important in most engineering projects, if only on the grounds of ‘good practice,’ and it is specifically required for projects that have to meet safety standards such as DO-254 and ISO 26262. To provide traceability, you must maintain the relationships between all aspects of a project; from the system-level requirements through implementation and ve... » read more

Tech Talk: DO-254

By Ed Sperling - 24 Aug, 2017 - Comments: 0

Aldec's Louie De Luna explains the safety critical standard for the aerospace industry and how that parallels what's happening in automotive electronics. https://youtu.be/qa1g1NNVj60 » read more

The Week In Review: Design

By Jesse Allen - 11 Aug, 2017 - Comments: 0

M&A Mentor acquired Valydate, provider of the VERA schematic integrity analysis tool. Founded in 2010, the Canadian company also offered signal and power integrity and static timing analysis services. Valydate's technology will be integrated with Mentor's Xpedition PCB design flow, though former Valydate CEO Michael Alam says it will continue to serve all EDA environments. Tools Aldec ... » read more

Blog Review: Aug. 9

By Jesse Allen - 09 Aug, 2017 - Comments: 0

Cadence's Paul McLellan digs into a recently discovered vulnerability in the Broadcom Wi-Fi chip used in many smartphones and why it should be a wakeup call for SoC designers. Mentor's Craig Armenti considers whether work-in-process design data management is an asset or a liability. Synopsys' Thomas M. Tuerke notes that in code, as in medicine, proper hygiene is should be treated as a con... » read more

Improving VHDL

By Jim Lewis - 27 Jul, 2017 - Comments: 0

For the past several years, I have had the privilege to chair the IEEE 1076 VHDL working group. In March, we handed off the revisions to the VHDL LRM to our technical editor to finalize the document for balloting. As we are waiting for the standards process to finish up, I thought I would share my favorite new additions. Let me start with an executive summary: VHDL-2017 plus Open Source VHDL... » read more

How Much Verification Is Necessary?

By Ann Mutschler - 27 Jul, 2017 - Comments: 0

Since the advent of IC design flows, starting with RTL descriptions in languages like Verilog or VHDL, project teams have struggled with how much verification can and should be performed by the original RTL developers. Constrained-random methods based on high-level languages such as [gettech id="31021" t_name="e"] or [gettech id="31023" comment="SystemVerilog"] further cemented the role of t... » read more

Blog Review: July 19

By Jesse Allen - 19 Jul, 2017 - Comments: 0

Synopsys' Prishkrit Abrol provides a detailed explanation of how the USB Type-C connector works. Mentor's Ricardo Anguiano examines how the RISC-V ecosystem is expanding and latest developments in the open source toolchain. Cadence's Gopi Krishnamurthy explains the lane margining requirements of the PCIe 4.0 specification. ARM's Chet Babla unravels some claims about Narrowband IoT, Cat... » read more

Cutting CapEx, Not Capacity

By Krzysztof Szczur - 29 Jun, 2017 - Comments: 0

‘The cloud’ has been an industry buzz word for some time now, and while the initial focus was on data storage and sharing - and spawned the likes of Dropbox – ‘cloud computing’ is currently the latest trend. For instance, Amazon’s cloud platform, Amazon Web Services (AWS), gives users access to servers and a range of applications. Storage is available as before but so too now are... » read more

Verification In The Cloud

By Ed Sperling - 29 Jun, 2017 - Comments: 0

By Ed Sperling Leasing of cloud-based verification resources on an as-needed basis is finally beginning to gain traction after more than a decade of false starts and over-optimistic expectations. All of the major EDA vendors now offer cloud-based services. They view this as a way of either supplementing a chipmaker's existing resources at various peak use times, or for small and midsize com... » read more

Blog Review: June 21

By Jesse Allen - 21 Jun, 2017 - Comments: 0

Mentor's John McMillan looks into the unique form-factors and components influencing IoT PCB designs. Cadence's Paul McLellan notes some big topics at the Samsung Foundry Forum: FD-SOI, embedded MRAM, and which gate-all-around FET architecture may be the winner. Synopsys' Eric Huang has a lighthearted look at why to buy IP versus building it. Rambus' Aharon Etengoff points to another U... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: Aldec