Week In Review: Design, Low Power

By Jesse Allen - 08 Mar, 2019 - Comments: 0

Cadence debuted Denali Gen2 IP for LPDDR5/4/4X in TSMC's 7nm FinFET process technology. The offering consists of PHY, controller and Verification IP. It supports both the pre-release LPDDR5 standard and LPDDR4/4X devices as well as Arm AMBA AXI buses and reliability features like in-line error correcting codes. The LPDDR5 standard provides up to 1.5x bandwidth over LPDDR4 and LPDDR4X. The US... » read more

New Design Approaches At 7/5nm

By Ed Sperling - 04 Mar, 2019 - Comments: 0

The race to build chips with a multitude of different processing elements and memories is making it more difficult to design, verify and test these devices, particularly when AI and leading-edge manufacturing processes are involved. There are two fundamental problems. First, there are much tighter tolerances for all of the components in those designs due to proximity effects. Second, as a re... » read more

Week In Review: Design, Low Power

By Jesse Allen - 01 Mar, 2019 - Comments: 0

Tools & IP OneSpin Solutions debuted the Hardware Metric Calculation (HMC) App, which uses automatically extracted design information to calculate key hardware metrics to comply with functional safety standards. In particular, it focuses on automotive and autonomous driving SoCs needing to meet the highest functional safety requirements defined by the ISO 26262 standard. The HMC App calcul... » read more

Week in Review: Design, Low Power

By Susan Rambo - 08 Feb, 2019 - Comments: 0

The U.S. Department of Energy (DOE) has awarded $35 million for 12 projects involving ultra-efficient power management. Called Arpa-E, the program encouraged participants to use medium-voltage electricity in new ways with real-world applications, such as industry, transportation and the grid. The top two award winners were Eaton Corp. (Arden, NC) for its DC wide-bandgap static circuit breaker, ... » read more

The Data Deluge

By Ed Sperling - 23 Jan, 2019 - Comments: 0

Lip-Bu Tan, president and CEO of Cadence, sat down with Semiconductor Engineering to discuss the intersection of big data and technology, from the data center to the edge and vertical markets such as automotive. What follows are excerpts of that conversation. SE: What are the biggest changes you've seen over the past year? Tan: We are moving quickly toward data-driven economics. There... » read more

Mostly Upbeat Outlook For Chips

By Brian Bailey - 17 Jan, 2019 - Comments: 1

2019 has started with cautious optimism for the semiconductor industry, despite dark clouds that dot the horizon. Market segments such as cryptocurrencies and virtual reality are not living up to expectations, the market for smart phones appears to be saturated, and DRAM prices are dropping, leading to cut-backs in capital expenditures. EDA companies are talking about sales to China being pu... » read more

AI’s Growing Impact On Chip Design

By Ed Sperling - 16 Jan, 2019 - Comments: 0

Synopsys chairman and co-CEO Aart de Geus sat down with Semiconductor Engineering to talk about the rapid infusion of AI into electronics, how that is changing chip design and the software that runs on those chips. What follows are excerpts of that conversation. SE: We're dealing with a bunch of new markets, more customized design, and AI seems to be creeping into everything. How does this i... » read more

It’s All About The Data

By Ed Sperling - 20 Dec, 2018 - Comments: 1

The entire tech industry has changed in several fundamental ways over the past year due to the massive growth in data. Individually, those changes are significant. Taken together, those changes will have a massive impact on the chip industry for the foreseeable future. The obvious shift is the infusion of AI (and its subcategories, machine learning and deep learning) into different markets. ... » read more

Fundamental Shifts In 2018

By Brian Bailey - 20 Dec, 2018 - Comments: 1

What surprised the industry in 2018? While business has been strong, markets are changing, product categories are shifting and clouds are forming on the horizon. As 2018 comes to a close, most companies are pretty happy with the way everything turned out. Business has been booming, new product categories developing, and profits are meeting or beating market expectations. "2018 was indeed a... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: chip design

Week In Review: Design, Low Power

New Design Approaches At 7/5nm

Week In Review: Design, Low Power

Week in Review: Design, Low Power

The Data Deluge

Mostly Upbeat Outlook For Chips

AI’s Growing Impact On Chip Design

It’s All About The Data

Top Stories For 2018

Fundamental Shifts In 2018