中文 English

Building A Robust Hardware Security Program


Even mature chip development teams and processes aren’t immune to security errors. While many semiconductor and hardware manufacturing organizations have mature development processes, existing security testing practices, and formal signoff requirements, the complexity and duration of the chip lifecycle creates many opportunities for security issues to be overlooked. Semiconductors now play... » read more

Building Security Into ICs From The Ground Up


Cyberattacks are becoming more frequent and more sophisticated, but they also are starting to compromise platforms that until recently were considered unbreakable. Consider blockchains, for example, which were developed as secure, distributed ledger platforms. All of them must be updated with the same data for a transaction to proceed. But earlier this year a blockchain bridge platform calle... » read more

Five Things You Should Know To Avoid The Most Common Security Errors


Since 2001, Riscure has been helping chip vendors and device manufacturers improve the security of their products. Over the years, the security scenario has changed a lot. The attacker profile evolved from individuals motivated by curiosity, with very limited resources and attack potential, to well-funded and organized adversaries with dark motivations and the capacity to execute very sophistic... » read more

Anti-Tamper Benefits Of Encrypted Helper-Data Images For PUFs


PUFs are mixed-signal circuits which rely on variations unique to a specific chip to self-generate a digital “fingerprint.” Most PUFs require a “helper-data” image that is generated during the initial digitization process, also known as Enrollment. Leveraging the chip-unique transformation function of PUFs and encrypted helper data, an unclonable challenge-response mechanism can be impl... » read more

Importance Of Programmability In Next-Generation Security Appliances


Traditional methods of deploying network security through software-based firewalls do not scale because the latency and bandwidth requirements cannot be addressed. The flexibility and configurability of Xilinx adaptive devices combined with IP and tool offerings significantly improves security processing performance. This white paper explores multiple firewall architectures, which include so... » read more

IC Security Threat Grows As More Devices Are Connected


Designing for security is beginning to gain traction across a wider swath of chips and systems as more of them are connected to the Internet and to each other, sometimes in safety- and mission-critical markets where the impact of a cyber attack can be devastating. But it's also becoming more difficult to design security into these systems. Unlike in the past, connectivity is now considered e... » read more

What Makes A Chip Tamper-Proof?


The cyber world is the next major battlefield, and attackers are busily looking for ways to disrupt critical infrastructure. There is widespread proof this is happening. “Twenty-six percent of the U.S. power grid was found to be hosting Trojans," said Haydn Povey, IAR Systems' general manager of embedded security solutions. "In a cyber-warfare situation, that's the first thing that would b... » read more

Hardware Security For AI Accelerators


Dedicated accelerator hardware for artificial intelligence and machine learning (AI/ML) algorithms are increasingly prevalent in data centers and endpoint devices. These accelerators handle valuable data and models, and face a growing threat landscape putting AI/ML assets at risk. Using fundamental cryptographic security techniques performed by a hardware root of trust can safeguard these as... » read more

Detect And Prevent Security Vulnerabilities In Your Hardware Root Of Trust


Hardware is at the root of the trust chain. Software runs on chipsets in every system meaning that if the hardware itself is not secure the most advanced software-level defenses can still be circumvented. However, it is important to emphasize that analyzing hardware in isolation also does not guarantee system-level security. Composing different parts of a system together can result in vulnerabi... » read more

Differential Power Analysis


Authors Paul Kocher, Joshua Jaffe, and Benjamin Jun Cryptosystem designers frequently assume that secrets will be manipulated in closed, reliable computing environments. Unfortunately, actual computers and microchips leak information about the operations they process. This paper examines specific methods for analyzing power consumption measurements to and secret keys from tamper resistant d... » read more

← Older posts