EUV, Deep Learning Issues In Mask Making

By Mark LaPedus - 01 Jul, 2019 - Comments: 0

Semiconductor Engineering sat down to discuss extreme ultraviolet (EUV) lithography, photomask technologies and machine learning issues with Emily Gallagher, principal member of the technical staff at Imec; Harry Levinson, principal at HJL Lithography; Chris Spence, vice president of advanced technology development at ASML; Banqiu Wu, senior director of process development at Applied Materials;... » read more

5nm Vs. 3nm

By Mark LaPedus - 24 Jun, 2019 - Comments: 16

Foundry vendors are readying the next wave of advanced processes, but their customers will face a myriad of confusing options—including whether to develop chips at 5nm, wait until 3nm, or opt for something in between. The path to 5nm is well-defined compared with 3nm. After that, the landscape becomes more convoluted because foundries are adding half-node processes to the mix, such as 6nm ... » read more

EUV Mask Gaps And Issues

By Mark LaPedus - 08 May, 2019 - Comments: 1

Semiconductor Engineering sat down to discuss extreme ultraviolet (EUV) lithography and photomask technologies with Emily Gallagher, principal member of the technical staff at Imec; Harry Levinson, principal at HJL Lithography; Chris Spence, vice president of advanced technology development at ASML; Banqiu Wu, senior director of process development at Applied Materials; and Aki Fujimura, chief ... » read more

Week In Review: Manufacturing, Test

By Mark LaPedus - 19 Apr, 2019 - Comments: 0

Chipmakers Here comes the battle between 5nm and 6nm processes at two foundry vendors—Samsung and TSMC. Meanwhile, Intel is behind and scrambling to get 10nm out the door. (Intel's 10nm is equivalent to 7nm from the foundries.) Last week, TSMC announced delivery of a complete version of its 5nm design infrastructure. TSMC’s 5nm technology is based on a finFET. This week, Samsung anno... » read more

Lithography Options For Next-Gen Devices

By Mark LaPedus - 18 Apr, 2019 - Comments: 2

Chipmakers are ramping up extreme ultraviolet (EUV) lithography for advanced logic at 7nm and/or 5nm, but EUV isn’t the only lithographic option on the table. For some time, the industry has been working on an assortment of other next-generation lithography technologies, including a new version of EUV. Each technology is different and aimed at different applications. Some are here today, w... » read more

Week In Review: Manufacturing, Test

By Mark LaPedus - 29 Mar, 2019 - Comments: 0

Materials Wesfarmers, an Australian diversified firm, has made an unsolicited bid to acquire Lynas, one of the world’s largest suppliers of rare earths outside of China. Rare earths are chemical elements found in the Earth’s crust. They are used in cars, consumer electronics, computers, communications, clean energy and defense systems. The big market for rare earths is magnets. In semicond... » read more

Single Vs. Multi-Patterning EUV

By Mark LaPedus - 25 Mar, 2019 - Comments: 5

Extreme ultraviolet (EUV) lithography finally is moving into production, but foundry customers now must decide whether to implement their designs using EUV-based single patterning at 7nm, or whether to wait and instead deploy EUV multiple patterning at 5nm. Each patterning scheme has unique challenges, making that decision more difficult than it might appear. Targeted for 7nm, single pattern... » read more

EUV Mask Readiness Challenges

By Mark LaPedus - 21 Mar, 2019 - Comments: 0

Finding Defects In Chips With Machine Learning

By Mark LaPedus - 12 Mar, 2019 - Comments: 7

Chipmakers are using more and different traditional tool types than ever to find killer defects in advanced chips, but they are also turning to complementary solutions like advanced forms of machine learning to help solve the problem. A subset of artificial intelligence (AI), machine learning has been used in computing and other fields for decades. In fact, early forms of machine learning ha... » read more

Engineering Talent Shortage Now Top Risk Factor

By Mark LaPedus - 25 Feb, 2019 - Comments: 16

Demand is increasing for engineers and related technical fields in the IC industry, but companies are struggling to find enough talent. The problem is even worse in hot new markets such as AI and 5G, where competition is fierce for experienced workers. The talent shortfall starts with college graduates and professionals in the fields of science, technology, engineering and mathematics (STEM)... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

tag: D2S

EUV, Deep Learning Issues In Mask Making

5nm Vs. 3nm

EUV Mask Gaps And Issues

Week In Review: Manufacturing, Test

Lithography Options For Next-Gen Devices

Week In Review: Manufacturing, Test

Single Vs. Multi-Patterning EUV

EUV Mask Readiness Challenges

Finding Defects In Chips With Machine Learning

Engineering Talent Shortage Now Top Risk Factor

Trending Articles

Is In-Memory Compute Still Alive?

Baby Steps Toward 3D DRAM

Chip Industry Week In Review

Chip Industry Week in Review

What’s Next For Through-Silicon Vias

Knowledge Centers
Entities, people and technologies explored