Blog Review: July 13

By Jesse Allen - 13 Jul, 2016 - Comments: 0

Synopsys' Mansi Chadha looks back at the history of storage and the evolution of SCSI. Cadence's Paul McLellan highlights some of the latest news from the world of neural networks. Mentor's Darrell Teegarden digs into the challenges of modeling fuel cells and walks through how to build one. Ansys' Justin Nescott features a giant, three-instrument music box in his picks for the week's t... » read more

E-beam Vs. Optical Inspection

By Mark LaPedus - 11 Jul, 2016 - Comments: 0

The wafer inspection business is heating up as chipmakers encounter new and tiny killer defects in advanced devices. Last month ASML Holding entered into an agreement to acquire Hermes Microvision (HMI), the world’s largest e-beam inspection vendor, for $3.1 billion. The proposed move propelled ASML into the e-beam wafer inspection market. In addition, [getentity id="22817" e_name="Appl... » read more

Atomic Layer Etch Heats Up

By Mark LaPedus - 29 Jun, 2016 - Comments: 0

The atomic layer etch (ALE) market is starting to heat up as chipmakers push to 10nm and beyond. ALE is a promising next-generation etch technology that has been in R&D for the last several years, but until now there has been little or no need to use it. Unlike conventional etch tools, which remove materials on a continuous basis, ALE promises to selectively and precisely remove targete... » read more

Interconnect Challenges Rising

By Mark LaPedus - 27 Jun, 2016 - Comments: 1

Chipmakers are ramping up their 14nm finFET processes, with 10nm and 7nm slated to ship possibly later this year or next. At 10nm and beyond, IC vendors are determined to scale the two main parts of the [getkc id="185" kc_name="finFET"] structure—the transistor and interconnects. Generally, transistor scaling will remain challenging at advanced nodes. And on top of that, the interconnects ... » read more

Next Challenge: Contact Resistance

By Mark LaPedus - 23 Jun, 2016 - Comments: 0

In chip scaling, there is no shortage of challenges. Scaling the finFET transistor and the interconnects are the biggest challenges for current and future devices. But now, there is another part of the device that’s becoming an issue—the contact. Typically, the contact doesn’t get that much attention, but the industry is beginning to worry about the resistance in the contacts, or conta... » read more

Blog Review: June 22

By Jesse Allen - 22 Jun, 2016 - Comments: 0

A Lam Research writer investigates the challenges that lie ahead for interconnects and whether current technologies will find new life or be replaced by new strategies. There's a greater force powering Moore's Law, says Cadence's Paul McLellan, who points to the vast amount of transistors being used for memory. Mentor's Robert Bates considers the challenges of securing in-hospital network... » read more

ASML To Buy Hermes

By Mark LaPedus - 16 Jun, 2016 - Comments: 0

Looking to expand into new markets, ASML Holding has entered into an agreement to acquire e-beam wafer inspection specialist Hermes Microvision (HMI) in a cash transaction valued at 2.75 billion euros (US$3.08 billion). With the proposed acquisition of Taiwan’s HMI, ASML will enter two new markets—-wafer inspection as well as mask inspection for extreme ultraviolet (EUV) lithography. In ... » read more

Plotting The Next Semiconductor Road Map

By Ed Sperling - 13 Jun, 2016 - Comments: 0

The semiconductor industry is retrenching around new technologies and markets as Moore's Law becomes harder to sustain and growth rates in smart phones continue to flatten. In the past, it was a sure bet that pushing to the next process node would provide improvements in power, performance and cost. But after 22nm, the economics change due to the need for multi-patterning and finFETs, and th... » read more

Blog Review: June 1

By Jesse Allen - 01 Jun, 2016 - Comments: 0

You have probably heard a lot about Portable Stimulus recently. Mentor's Tom Fitzpatrick talks about one proposal that the standards group is considering and the overlap between it and the second proposal. Cadence's Paul McLellan takes a look at 3D Xpoint and where it fits in the memory hierarchy. Synopsys' Anand Shirahatti, Mohd Adil Khan, and Jamshed Alum introduce scaled flow control c... » read more

How To Make 3D NAND

By Mark LaPedus - 23 May, 2016 - Comments: 0

In 2013, Samsung reached a major milestone in the IC industry by shipping the world’s first 3D NAND device. Now, after some delays and uncertainty, Intel, Micron, SK Hynix and the SanDisk/Toshiba duo are finally ramping up or sampling 3D NAND. 3D NAND is the long-awaited successor to today’s planar or 2D NAND, which is used in memory cards, solid-state storage drives (SSDs), USB flash dr... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

Legacy Process Nodes Going Strong

The critical, and growing, significance of mature node chips and processes.

by Bryon Moyer

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

tag: Lam Research