The Battery Problem


The fires sweeping the West Coast of the United States point to the need for a whole different way of managing power on both a macro and a micro level. Since the millennium, the power demand from data centers and from mobile devices has been climbing steadily. There are roughly 7.8 billion people on the planet, up from 6.115 billion people in 2000, according to the World Bank. Many of them o... » read more

Meeting The Power Management Challenges Of The Smart Grid


This white paper reviews the challenges of the modern power distribution grid. Utilizing better power management techniques can improve the design of energy distribution automation systems, resulting in higher energy availability, serviceability, predictive maintenance, as well as fault detection, isolation, and mitigation. Learn new ways of power management to improve the design of automation ... » read more

Replenishing The Grid With A SiC-Based Bi-Directional On-Board Charger


Range anxiety and charger availability have long been the main hurdles to the adoption of electric vehicles. But even as car makers have demonstrated their batteries can go longer distances and charging stations have proliferated, challenges with EV charging remain as well as opportunities to load balance power grids. The migration to electric vehicles also means looking at how they can bett... » read more

Interdependencies Complicate IC Power Grid Design


Creating the right power grid is a growing problem in leading-edge chips. IP and SoC providers are spending a considerable amount of time defining the architecture of logic libraries in order to enable different power grids to satisfy the needs of different market segments. The end of Dennard scaling is one of the reasons for the increased focus. With the move to smaller nodes, the amount of... » read more

Power Complexity On The Rise


New chip architectures and custom applications are adding significant challenges to chip design and verification, and the problems are becoming much more complex as low power is added into the mix. Power always has been a consideration in design, but in the past it typically involved different power domains that were either on, off, or in some level of sleep mode. As hardware architectures s... » read more

Containing Design Complexity With POP IP


About 25 years ago, Carver Mead, one of the pioneers of VLSI design, told a technical audience then grappling with the complexities of quarter-micron design that he could see an evolutionary path to about 130nm, but after that point, the picture blurred. Flash forward to the present and we’re manufacturing SoCs at 7nm, and the output is truly amazing devices powering applications we and Me... » read more

Energy At The Edge


Ever since the first mention of the IoT, everyone assumed there would be billions of highly efficient battery-powered devices that drew milliwatts of energy. As it turns out, we are about to head down a rather different path. The enormous amount of data that will be gathered by sensors everywhere cannot possibly be sent to the cloud for processing. The existing infrastructure cannot handle i... » read more

5nm Design Progress


Activity surrounding the 5nm manufacturing process node is quickly ramping, creating a better picture of the myriad and increasingly complex design issues that must be overcome. Progress at each new node after 28nm has required an increasingly tight partnership between the foundries, which are developing new processes and rule decks, along with EDA and IP vendors, which are adding tools, met... » read more

Managing Voltage Drop At 10/7nm


Power integrity is becoming a bigger problem at 10/7nm because existing tools such as static analysis no longer are sufficient. Power integrity is a function of static and dynamic voltage drop in the power delivery network. And until recently, static analysis did an effective job in measuring the overall robustness of PDN connectivity. As such, it is a proxy for PDN strength. The problem is ... » read more

Confidence In 7nm Designs Requires Multi-Variable, Multi-Scenario Analysis


As designs move toward 7-nanometer (nm) process nodes, engineering and production cost dramatically increases and the stake in getting the design right the first time becomes significantly higher than ever before. You are faced with the question, “how confident are you in your design analysis coverage?” Tighter noise margin, increasing power density, faster switching current and greater ... » read more

← Older posts