Week In Review: Design, Low Power


Arteris IP uncorked its initial public offering this week, a rare occurrence for a semiconductor IP vendor over the past couple decades. The stock began trading on the Nasdaq Global Market on Wednesday under the ticker symbol AIP, gaining more than 40% on its first day. Tools Codasip updated its Studio processor design toolset. Version 9.1 includes an expanded bus support with full AXI for ... » read more

Partitioning For Better Performance And Power


Partitioning is becoming more critical and much more complex as design teams balance different ways to optimize performance and power, shifting their focus from a single chip to a package or system involving multiple chips with very specific tasks. Approaches to design partitioning have changed over the years, most recently because processor clock speeds have hit a wall while the amount of d... » read more

Hierarchical Verification for EC-FPGA Flow


This document describes the methodology to apply EC-FPGA verification using hierarchical netlists. This approach is recommended in case the verification of the overall design has issues with convergence. The document contains a step-by-step description of different methods while providing reasoning for the soundness of each approach. It is assumed for this document that the reader is familiar w... » read more

Week In Review: Design, Low Power


Tools Cadence's digital and custom/analog flows were certified for TSMC's N3 and N4 process technologies. Updates for the digital flow includes efficient processing of large libraries, additional accuracy during library cell characterization and static timing analysis, and support for accurate leakage calculation required in N3 and static power calculation for new N3 cells. Synopsys' digita... » read more

Total Critical Area For Optimizing Test Patterns


Increasing complexity at advanced nodes makes it much harder to locate defects and latent defects because there is more surface area to cover and much less space between the various components in a leading-edge chip design. Ron Press, technology enablement director at Siemens Digital Industries Software, talks about why it’s so important to predict where defects are most likely to occur in th... » read more

Week In Review: Design, Low Power


Nvidia acquired Oski Technology. Oski provides formal verification methodologies and consulting services, and Nvidia said that the acquisition will allow it to increase its investment in formal verification strategies. Oski's Gurugram, India, design center will become Nvidia's fourth engineering office in the country. Based in San Jose, Calif., it was founded in 2005. Terms of the deal were not... » read more

Week In Review: Auto, Security, Pervasive Computing


Automotive Qualcomm and SSW Partners, an investment partnership, now have a definitive agreement to acquire advanced driver assistance systems (ADAS) company Veoneer for $37.00 per share in an all-cash transaction that equals $4.5 billion in equity value. A few months ago, Qualcomm made the proposal to Veoneer after the company already had an agreement in place with Magma, a 60-year-old automo... » read more

Making Batteries Denser And Safer


Battery technology is improving swiftly, driven by the rapidly rising demand for electric vehicles and the vast body of knowledge developed by the semiconductor industry. The market for electric vehicles (EVs) is on a fast upward trajectory, with global sales predicted to grow more than 12 times to more than 31 million vehicles. In fact, EVs will account for almost a third of new vehicle sal... » read more

Week In Review: Design, Low Power


Valens Semiconductor began trading on the New York Stock Exchange as VLN after a merger with special-purpose acquisition company (SPAC) PTK Acquisition Corp. Valens offers high-speed connectivity chips for the audio-video and automotive markets, including its HDBaseT technology for connectivity between ultra-HD video sources and remote displays and its in-vehicle high-speed links. The transacti... » read more

Week In Review: Auto, Security, Pervasive Computing


Automotive Arm announced a new software architecture, two reference hardware implementations, and its role leading a new industry group that will work on open-source software for automotive use. The Scalable Open Architecture for Embedded Edge (SOAFEE) is based on Arm’s Project Cassini and SystemReady, aims to help the automotive industry move to software-defined systems by tackling the comp... » read more

← Older posts Newer posts →