Chip Industry Week In Review

By The SE Staff - 22 Sep, 2023 - Comments: 0

By Jesse Allen, Karen Heyman, and Liz Allan The U.S. Department of Defense (DOD) announced $238 million in awards toward establishing eight regional innovation hubs under the CHIPS and Science Act. The hubs aim to accelerate hardware prototyping and "lab-to-fab" transition of semiconductor technologies for secure edge/IoT, 5G/6G, AI hardware, quantum technology, electromagnetic warfare, and ... » read more

Chip Industry’s Technical Paper Roundup: May 8

By Linda Christensen - 08 May, 2023 - Comments: 0

New technical papers recently added to Semiconductor Engineering’s library: [table id=102 /] If you have research papers you are trying to promote, we will review them to see if they are a good fit for our global audience. At a minimum, papers need to be well researched and documented, relevant to the semiconductor ecosystem, and free of marketing bias. There is no cost involved for us... » read more

Attestation Scheme Monitoring The Prover Using Hardware Security Module Connected To Its System Bus (Oxford)

By Technical Paper Link - 05 May, 2023 - Comments: 0

A technical paper titled "Hardware-assisted remote attestation design for critical embedded systems" was published by researchers at University of Oxford. Abstract (excerpt) "To reveal attack scenarios exploiting the memory regions and time windows left unattested, we propose an attestation scheme that can continuously monitor both static and dynamic memory regions with better spatial and t... » read more

Chip Industry’s Technical Paper Roundup: Dec. 5

By Linda Christensen - 05 Dec, 2022 - Comments: 0

New technical papers added to Semiconductor Engineering’s library this week. [table id=67 /] If you have research papers you are trying to promote, we will review them to see if they are a good fit for our global audience. At a minimum, papers need to be well researched and documented, relevant to the semiconductor ecosystem, and free of marketing bias. There is no cost involved for u... » read more

Research Bits: Dec. 5

By Jesse Allen - 05 Dec, 2022 - Comments: 0

Protonic programmable resistors for AI Researchers from the Massachusetts Institute of Technology (MIT) developed an analog deep learning processor based on protonic programmable resistors arranged in an array. In the processor, increasing and decreasing the electrical conductance of protonic resistors enables analog machine learning. The conductance is controlled by the movement of protons... » read more

Capability Hardware Enhanced RISC Instructions (CHERI) For Verification, With Better Memory Safety (Oxford)

By Technical Paper Link - 30 Nov, 2022 - Comments: 0

A technical paper titled "A Formal CHERI-C Semantics for Verification" was published by researchers at University of Oxford. Abstract: "CHERI-C extends the C programming language by adding hardware capabilities, ensuring a certain degree of memory safety while remaining efficient. Capabilities can also be employed for higher-level security measures, such as software compartmentalization, ... » read more

Research Bits: Oct. 25

By Jesse Allen - 25 Oct, 2022 - Comments: 0

Polarization for photonic processor Researchers from the University of Oxford and University of Exeter developed a photonic processor that uses multiple polarization channels, increasing information density. "We all know that the advantage of photonics over electronics is that light is faster and more functional over large bandwidths. So, our aim was to fully harness such advantages of phot... » read more

Technical Paper Round-up: August 8

By Linda Christensen - 08 Aug, 2022 - Comments: 0

New technical papers added to Semiconductor Engineering’s library this week. [table id=44 /] Semiconductor Engineering is in the process of building this library of research papers. Please send suggestions (via comments section below) for what else you’d like us to incorporate. If you have research papers you are trying to promote, we will review them to see if they are a good fit for... » read more

Ultra-Fast Photonic Computing Using Polarization

By Technical Paper Link - 02 Aug, 2022 - Comments: 0

New technical paper titled "Polarization-selective reconfigurability in hybridized-active-dielectric nanowires" was recently published by researchers at University of Oxford and University of Exeter. The paper demonstrates "the ability to use polarization as a parameter to selectively modulate the conductance of individual nanowires within a multi-nanowire system. By using polarization as the... » read more

Research Bits: July 26

By Jesse Allen - 26 Jul, 2022 - Comments: 0

Photonic computing with polarization Researchers at the University of Oxford and University of Exeter developed a method that uses the polarization of light to maximize information storage density and computing performance using nanowires. The researchers note that different polarizations of light do not interact with each other, allowing each to be used as an independent information channe... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

tag: University of Oxford

Chip Industry Week In Review

Chip Industry’s Technical Paper Roundup: May 8

Attestation Scheme Monitoring The Prover Using Hardware Security Module Connected To Its System Bus (Oxford)

Chip Industry’s Technical Paper Roundup: Dec. 5

Research Bits: Dec. 5

Capability Hardware Enhanced RISC Instructions (CHERI) For Verification, With Better Memory Safety (Oxford)

Research Bits: Oct. 25

Technical Paper Round-up: August 8

Ultra-Fast Photonic Computing Using Polarization

Research Bits: July 26

Trending Articles

Is In-Memory Compute Still Alive?

Baby Steps Toward 3D DRAM

Chip Industry Week In Review

Chip Industry Week in Review

What’s Next For Through-Silicon Vias

Knowledge Centers
Entities, people and technologies explored