UPF-Aware Clock-Domain Crossing

How to minimize the impact of CDC on power at RTL.


Synopsys’ Namit Gupta talks with Semiconductor Engineering about low-power design techniques at the most advanced process nodes, including how to verify the impact of CDC on power at the register transfer level, how to avoid bugs caused by the post-RTL insertion of low-power devices such as isolation, retention and level shifters.

Leave a Reply

(Note: This name will be displayed publicly)