Large system-on-chip (SoC) designs contain many finite state machines (FSMs) that interact with data paths, memories, and other components. Although FSMs are critical building blocks many designers lack an understanding of their role and impact on design quality and validation effort.
FSMs are a source of functional bugs in SoCs. They can cause poor timing, power, and performance. Although v...
» read more
